Home
last modified time | relevance | path

Searched refs:setOpcode (Results 1 – 25 of 84) sorted by relevance

1234

/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCDuplexInfo.cpp710 Result.setOpcode(Hexagon::SA1_inc); in deriveSubInst()
716 Result.setOpcode(Hexagon::SA1_dec); in deriveSubInst()
723 Result.setOpcode(Hexagon::SA1_addsp); in deriveSubInst()
729 Result.setOpcode(Hexagon::SA1_addi); in deriveSubInst()
735 Result.setOpcode(Hexagon::SA1_addrx); in deriveSubInst()
741 Result.setOpcode(Hexagon::SS2_allocframe); in deriveSubInst()
746 Result.setOpcode(Hexagon::SA1_zxtb); in deriveSubInst()
751 Result.setOpcode(Hexagon::SA1_and1); in deriveSubInst()
757 Result.setOpcode(Hexagon::SA1_cmpeqi); in deriveSubInst()
766 Result.setOpcode(Hexagon::SA1_combine1i); in deriveSubInst()
[all …]
H A DHexagonMCCompound.cpp214 CompoundInsn->setOpcode(compoundOpcode); in getCompoundInsn()
227 CompoundInsn->setOpcode(compoundOpcode); in getCompoundInsn()
241 CompoundInsn->setOpcode(compoundOpcode); in getCompoundInsn()
254 CompoundInsn->setOpcode(compoundOpcode); in getCompoundInsn()
267 CompoundInsn->setOpcode(compoundOpcode); in getCompoundInsn()
285 CompoundInsn->setOpcode(compoundOpcode); in getCompoundInsn()
303 CompoundInsn->setOpcode(compoundOpcode); in getCompoundInsn()
314 CompoundInsn->setOpcode(compoundOpcode); in getCompoundInsn()
325 CompoundInsn->setOpcode(compoundOpcode); in getCompoundInsn()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonAsmPrinter.cpp250 T.setOpcode(Inst.getOpcode()); in ScaleVectorOffset()
279 Inst.setOpcode(Hexagon::A2_addi); in HexagonProcessInstruction()
293 Inst.setOpcode(Hexagon::A2_paddif); in HexagonProcessInstruction()
300 Inst.setOpcode(Hexagon::A2_paddit); in HexagonProcessInstruction()
307 Inst.setOpcode(Hexagon::A2_paddifnew); in HexagonProcessInstruction()
314 Inst.setOpcode(Hexagon::A2_padditnew); in HexagonProcessInstruction()
321 Inst.setOpcode(Hexagon::A2_andir); in HexagonProcessInstruction()
338 TmpInst.setOpcode(Hexagon::L2_loadrdgp); in HexagonProcessInstruction()
355 TmpInst.setOpcode(Hexagon::L2_loadrigp); in HexagonProcessInstruction()
368 MappedInst.setOpcode(Hexagon::C2_or); in HexagonProcessInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/XCore/Disassembler/
H A DXCoreDisassembler.cpp256 Inst.setOpcode(XCore::STW_2rus); in Decode2OpInstructionFail()
259 Inst.setOpcode(XCore::LDW_2rus); in Decode2OpInstructionFail()
262 Inst.setOpcode(XCore::ADD_3r); in Decode2OpInstructionFail()
265 Inst.setOpcode(XCore::SUB_3r); in Decode2OpInstructionFail()
268 Inst.setOpcode(XCore::SHL_3r); in Decode2OpInstructionFail()
271 Inst.setOpcode(XCore::SHR_3r); in Decode2OpInstructionFail()
274 Inst.setOpcode(XCore::EQ_3r); in Decode2OpInstructionFail()
277 Inst.setOpcode(XCore::AND_3r); in Decode2OpInstructionFail()
280 Inst.setOpcode(XCore::OR_3r); in Decode2OpInstructionFail()
283 Inst.setOpcode(XCore::LDW_3r); in Decode2OpInstructionFail()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/AsmParser/
H A DHexagonAsmParser.cpp163 MCB.setOpcode(Hexagon::BUNDLE); in HexagonAsmParser()
543 NewInst.setOpcode(MCI.getOpcode()); in canonicalizeImmediates()
1291 TmpInst.setOpcode(opCode); in makeCombineInst()
1398 Inst.setOpcode(Hexagon::A2_addi); in processInstruction()
1432 Inst.setOpcode(Hexagon::C2_cmpgti); in processInstruction()
1446 TmpInst.setOpcode(Hexagon::C2_cmpeq); in processInstruction()
1456 Inst.setOpcode(Hexagon::C2_cmpgtui); in processInstruction()
1467 Inst.setOpcode(Hexagon::A2_combinew); in processInstruction()
1477 Inst.setOpcode((Inst.getOpcode() == Hexagon::A2_tfrpt) in processInstruction()
1488 Inst.setOpcode((Inst.getOpcode() == Hexagon::A2_tfrptnew) in processInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVAsmPrinter.cpp146 FunctionEndInst.setOpcode(SPIRV::OpFunctionEnd); in outputOpFunctionEnd()
158 LabelInst.setOpcode(SPIRV::OpLabel); in emitOpLabel()
273 Inst.setOpcode(SPIRV::OpSourceExtension); in outputDebugSourceAndStrings()
279 Inst.setOpcode(SPIRV::OpSource); in outputDebugSourceAndStrings()
291 Inst.setOpcode(SPIRV::OpExtInstImport); in outputOpExtInstImports()
302 Inst.setOpcode(SPIRV::OpMemoryModel); in outputOpMemoryModel()
351 Inst.setOpcode(SPIRV::OpCapability); in outputGlobalRequirements()
359 Inst.setOpcode(SPIRV::OpExtension); in outputGlobalRequirements()
430 Inst.setOpcode(SPIRV::OpExecutionMode); in outputExecutionModeFromMDNode()
449 Inst.setOpcode(SPIRV::OpExecutionMode); in outputExecutionModeFromNumthreadsAttribute()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/Disassembler/
H A DAVRDisassembler.cpp283 Inst.setOpcode(AVR::RJMPk); in decodeFBRk()
286 Inst.setOpcode(AVR::RCALLk); in decodeFBRk()
319 Inst.setOpcode(It->second); in decodeCondBranch()
323 Inst.setOpcode(Insn & 0x400 ? AVR::BRBCsk : AVR::BRBSsk); in decodeCondBranch()
342 Inst.setOpcode(AVR::LDDRdPtrQ); in decodeLoadStore()
347 Inst.setOpcode(AVR::STDPtrQRr); in decodeLoadStore()
395 Inst.setOpcode(AVR::STPtrRr); in decodeLoadStore()
400 Inst.setOpcode(AVR::STPtrPiRr); in decodeLoadStore()
403 Inst.setOpcode(AVR::STPtrPdRr); in decodeLoadStore()
406 Inst.setOpcode(AVR::LDRdPtr); in decodeLoadStore()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/MCTargetDesc/
H A DCSKYAsmBackend.cpp300 Res.setOpcode(CSKY::LRW32); in relaxInstruction()
305 Res.setOpcode(CSKY::BR32); in relaxInstruction()
309 Res.setOpcode(CSKY::JSRI32); in relaxInstruction()
313 Res.setOpcode(CSKY::JMPI32); in relaxInstruction()
318 Res.setOpcode(Inst.getOpcode() == CSKY::JBT32 ? CSKY::JBT_E : CSKY::JBF_E); in relaxInstruction()
324 Res.setOpcode(CSKY::JBR32); in relaxInstruction()
337 Res.setOpcode(opcode); in relaxInstruction()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/AsmParser/
H A DPPCAsmParser.cpp830 TmpInst.setOpcode((Opcode == PPC::DCBTx || Opcode == PPC::DCBTT) ? in ProcessInstruction()
842 TmpInst.setOpcode(PPC::DCBT); in ProcessInstruction()
852 TmpInst.setOpcode(PPC::DCBTST); in ProcessInstruction()
875 TmpInst.setOpcode(PPC::DCBF); in ProcessInstruction()
884 TmpInst.setOpcode(PPC::LA); in ProcessInstruction()
894 TmpInst.setOpcode(Opcode == PPC::PLA ? PPC::PADDI : PPC::PADDI8); in ProcessInstruction()
904 TmpInst.setOpcode(Opcode == PPC::PLApc ? PPC::PADDIpc : PPC::PADDI8pc); in ProcessInstruction()
913 TmpInst.setOpcode(PPC::ADDI); in ProcessInstruction()
922 TmpInst.setOpcode(PPC::PADDI); in ProcessInstruction()
931 TmpInst.setOpcode(PPC::ADDIS); in ProcessInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/Disassembler/
H A DMipsDisassembler.cpp623 MI.setOpcode(Mips::BOVC); in DecodeAddiGroupBranch()
626 MI.setOpcode(Mips::BEQC); in DecodeAddiGroupBranch()
629 MI.setOpcode(Mips::BEQZALC); in DecodeAddiGroupBranch()
651 MI.setOpcode(Mips::BOVC_MMR6); in DecodePOP35GroupBranchMMR6()
658 MI.setOpcode(Mips::BEQC_MMR6); in DecodePOP35GroupBranchMMR6()
665 MI.setOpcode(Mips::BEQZALC_MMR6); in DecodePOP35GroupBranchMMR6()
696 MI.setOpcode(Mips::BNVC); in DecodeDaddiGroupBranch()
699 MI.setOpcode(Mips::BNEC); in DecodeDaddiGroupBranch()
702 MI.setOpcode(Mips::BNEZALC); in DecodeDaddiGroupBranch()
724 MI.setOpcode(Mips::BNVC_MMR6); in DecodePOP37GroupBranchMMR6()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEAsmPrinter.cpp88 SICInst.setOpcode(VE::SIC); in emitSIC()
96 BSICInst.setOpcode(VE::BSICrii); in emitBSIC()
108 LEAInst.setOpcode(VE::LEAzii); in emitLEAzzi()
120 LEASLInst.setOpcode(VE::LEASLzii); in emitLEASLzzi()
132 LEAInst.setOpcode(VE::LEAzii); in emitLEAzii()
145 LEASLInst.setOpcode(VE::LEASLrri); in emitLEASLrri()
157 Inst.setOpcode(Opcode); in emitBinary()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/Disassembler/
H A DARMDisassembler.cpp2465 Inst.setOpcode(ARM::RFEDA); in DecodeMemMultipleWritebackInstruction()
2468 Inst.setOpcode(ARM::RFEDA_UPD); in DecodeMemMultipleWritebackInstruction()
2471 Inst.setOpcode(ARM::RFEDB); in DecodeMemMultipleWritebackInstruction()
2474 Inst.setOpcode(ARM::RFEDB_UPD); in DecodeMemMultipleWritebackInstruction()
2477 Inst.setOpcode(ARM::RFEIA); in DecodeMemMultipleWritebackInstruction()
2480 Inst.setOpcode(ARM::RFEIA_UPD); in DecodeMemMultipleWritebackInstruction()
2483 Inst.setOpcode(ARM::RFEIB); in DecodeMemMultipleWritebackInstruction()
2486 Inst.setOpcode(ARM::RFEIB_UPD); in DecodeMemMultipleWritebackInstruction()
2489 Inst.setOpcode(ARM::SRSDA); in DecodeMemMultipleWritebackInstruction()
2492 Inst.setOpcode(ARM::SRSDA_UPD); in DecodeMemMultipleWritebackInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/
H A DX86EncodingOptimization.cpp96 MI.setOpcode(NewOpc); in optimizeInstFromVEX3ToVEX2()
197 MI.setOpcode(NewOpc); in optimizeShiftRotateWithImmediateOne()
284 MI.setOpcode(NewOpc); in optimizeVPCMPWithImmediateOneOrSix()
307 MI.setOpcode(NewOpc); in optimizeMOVSX()
328 MI.setOpcode(NewOpc); in optimizeINCDEC()
388 MI.setOpcode(NewOpc); in optimizeMOV()
446 MI.setOpcode(NewOpc); in optimizeToFixedRegisterForm()
494 MI.setOpcode(NewOpc); in optimizeToShortImmediateForm()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/AsmParser/
H A DARMAsmParser.cpp299 ITInst.setOpcode(ARM::t2IT); in flushPendingInstructions()
5855 case ARM::tBcc: Inst.setOpcode(ARM::tB); break; in cvtThumbBranches()
5856 case ARM::t2Bcc: Inst.setOpcode(ARM::t2B); break; in cvtThumbBranches()
5862 Inst.setOpcode(Cond == ARMCC::AL ? ARM::tB : ARM::tBcc); in cvtThumbBranches()
5866 Inst.setOpcode(Cond == ARMCC::AL ? ARM::t2B : ARM::t2Bcc); in cvtThumbBranches()
5877 Inst.setOpcode(ARM::t2B); in cvtThumbBranches()
5884 Inst.setOpcode(ARM::t2Bcc); in cvtThumbBranches()
8914 TmpInst.setOpcode(Opcode); in processInstruction()
8932 TmpInst.setOpcode(Opcode); in processInstruction()
8950 TmpInst.setOpcode(ARM::LDRSBTi); in processInstruction()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64AsmPrinter.cpp1686 MI.setOpcode(Opcode); in LowerFAULTING_OP()
1715 MOVI.setOpcode(AArch64::MOVID); in emitFMov0()
1724 FMov.setOpcode(STI->hasFullFP16() ? AArch64::FMOVWHr : AArch64::FMOVWSr); in emitFMov0()
1731 FMov.setOpcode(AArch64::FMOVWSr); in emitFMov0()
1736 FMov.setOpcode(AArch64::FMOVXDr); in emitFMov0()
1877 AUTInst.setOpcode(AUTOpc); in emitPtrauthAuthResign()
1985 PACInst.setOpcode(PACOpc); in emitPtrauthAuthResign()
2031 BRInst.setOpcode(Opc); in emitPtrauthBranch()
2385 MovZ.setOpcode(AArch64::MOVZXi); in emitInstruction()
2392 MovK.setOpcode(AArch64::MOVKXi); in emitInstruction()
[all …]
H A DAArch64MCInstLower.cpp373 OutMI.setOpcode(MI->getOpcode()); in Lower()
384 OutMI.setOpcode(AArch64::RET); in Lower()
389 OutMI.setOpcode(AArch64::RET); in Lower()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/Disassembler/
H A DHexagonDisassembler.cpp182 MI.setOpcode(Hexagon::BUNDLE); in getInstruction()
214 MI.setOpcode(Hexagon::S6_allocframe_to_raw); in remapInstruction()
222 MI.setOpcode(L6_deallocframe_map_to_raw); in remapInstruction()
230 MI.setOpcode(L6_return_map_to_raw); in remapInstruction()
238 MI.setOpcode(L4_return_map_to_raw_t); in remapInstruction()
246 MI.setOpcode(L4_return_map_to_raw_f); in remapInstruction()
254 MI.setOpcode(L4_return_map_to_raw_tnew_pt); in remapInstruction()
262 MI.setOpcode(L4_return_map_to_raw_fnew_pt); in remapInstruction()
270 MI.setOpcode(L4_return_map_to_raw_tnew_pnt); in remapInstruction()
278 MI.setOpcode(L4_return_map_to_raw_fnew_pn in remapInstruction()
[all...]
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsTargetStreamer.cpp178 TmpInst.setOpcode(Opcode); in emitR()
187 TmpInst.setOpcode(Opcode); in emitRX()
207 TmpInst.setOpcode(Opcode); in emitII()
218 TmpInst.setOpcode(Opcode); in emitRRX()
236 TmpInst.setOpcode(Opcode); in emitRRRX()
256 TmpInst.setOpcode(Opcode); in emitRRIII()
1174 TmpInst.setOpcode(Mips::LUi); in emitDirectiveCpLoad()
1186 TmpInst.setOpcode(Mips::ADDiu); in emitDirectiveCpLoad()
1199 TmpInst.setOpcode(Mips::ADDu); in emitDirectiveCpLoad()
1286 Inst.setOpcode(Mips::OR); in emitDirectiveCpreturn()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsAsmPrinter.cpp120 TmpInst0.setOpcode(Mips::JALR64); in emitPseudoIndirectBranch()
125 TmpInst0.setOpcode(Mips::JRC16_MMR6); in emitPseudoIndirectBranch()
127 TmpInst0.setOpcode(Mips::JALR); in emitPseudoIndirectBranch()
132 TmpInst0.setOpcode(Mips::JR_MM); in emitPseudoIndirectBranch()
135 TmpInst0.setOpcode(Mips::JR); in emitPseudoIndirectBranch()
825 I.setOpcode(Mips::JAL); in EmitJal()
834 I.setOpcode(Opcode); in EmitInstrReg()
853 I.setOpcode(Opcode); in EmitInstrRegReg()
863 I.setOpcode(Opcode); in EmitInstrRegRegReg()
H A DMipsMCInstLower.cpp215 OutMI.setOpcode(Mips::LUi); in lowerLongBranchLUi()
253 OutMI.setOpcode(Opcode); in lowerLongBranchADDiu()
318 OutMI.setOpcode(MI->getOpcode()); in Lower()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMInstrInfo.cpp38 NopInst.setOpcode(ARM::HINT); in getNop()
43 NopInst.setOpcode(ARM::MOVr); in getNop()
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcAsmPrinter.cpp110 CallInst.setOpcode(SP::CALL); in EmitCall()
118 RDPCInst.setOpcode(SP::RDASR); in EmitRDPC()
129 SETHIInst.setOpcode(SP::SETHIi); in EmitSETHI()
140 Inst.setOpcode(Opcode); in EmitBinary()
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kMCInstLower.cpp162 OutMI.setOpcode(Opcode); in Lower()
183 OutMI.setOpcode(Opcode); in Lower()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86MCInstLower.cpp406 OutMI.setOpcode(MI->getOpcode()); in Lower()
446 OutMI.setOpcode(NewOpc); in Lower()
463 OutMI.setOpcode(getRetOpcode(AsmPrinter.getSubtarget())); in Lower()
469 OutMI.setOpcode(getRetOpcode(AsmPrinter.getSubtarget())); in Lower()
477 OutMI.setOpcode(getRetOpcode(Subtarget)); in Lower()
489 OutMI.setOpcode(convertTailJumpOpcode(OutMI.getOpcode())); in Lower()
494 OutMI.setOpcode(convertTailJumpOpcode(OutMI.getOpcode())); in Lower()
501 OutMI.setOpcode(convertTailJumpOpcode(OutMI.getOpcode())); in Lower()
836 CallInst.setOpcode(CallOpcode); in LowerSTATEPOINT()
871 MI.setOpcode(Opcode); in LowerFAULTING_OP()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCInstBuilder.h27 Inst.setOpcode(Opcode); in MCInstBuilder()

1234