/freebsd/tools/test/sort/bigtest/ |
H A D | si | 36 www rrr yyy ggg 37 qqq rrr ttt ggg sss
|
/freebsd/tools/test/sort/bigtest/siks/ |
H A D | sik1 | 38 www rrr yyy ggg 39 qqq rrr ttt ggg sss
|
H A D | sik2 | 38 www rrr yyy ggg 39 qqq rrr ttt ggg sss
|
/freebsd/contrib/bzip2/ |
H A D | decompress.c | 40 #define RETURN(rrr) \ argument 41 { retVal = rrr; goto save_state_and_return; };
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86InstrXOP.td | 284 def rrr : IXOPi8Reg<opc, MRMSrcReg, (outs VR128:$dst), 331 def rrr : IXOPi8Reg<opc, MRMSrcReg, (outs RC:$dst),
|
H A D | X86SchedSapphireRapids.td | 2684 def : InstRW<[SPRWriteResGroup260], (instregex "^VBLENDVP(S|DY)rrr$", 2685 "^VBLENDVP(D|SY)rrr$", 2686 "^VPBLENDVB(Y?)rrr$")>;
|
H A D | X86SchedAlderlakeP.td | 2175 def : InstRW<[ADLPWriteResGroup245], (instregex "^VBLENDVP(D|S)rrr$")>;
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
H A D | AArch64SchedNeoverseN1.td | 435 def : InstRW<[N1Write_4c_1V], (instregex "^FN?M(ADD|SUB)[HSD]rrr$")>; 1049 def : InstRW<[N1Write_4c_1V0], (instregex "^SHA1[CMP]rrr$", 1050 "^SHA256H2?rrr$")>;
|
H A D | AArch64SchedExynosM3.td | 544 M3ReadFMAC], (instregex "^FN?M(ADD|SUB)[DS]rrr")>; 547 def : InstRW<[M3WriteNEONH], (instregex "^FCSEL[DS]rrr")>;
|
H A D | AArch64SchedTSV110.td | 425 def : InstRW<[TSV110Wr_3cyc_1MDU, ReadIM, ReadIM, TSV110ReadMAW], (instregex "(S|U)(MADDL|MSUBL)rrr… 487 def : InstRW<[TSV110Wr_3cyc_1F], (instregex "^FCSEL(S|D)rrr$")>;
|
H A D | AArch64SchedNeoverseV1.td | 686 def : InstRW<[V1Write_4c_1V], (instregex "^FN?M(ADD|SUB)[HSD]rrr$")>; 693 def : InstRW<[V1Write_2c_1V01], (instregex "^FCSEL[HSD]rrr$")>; 1291 def : InstRW<[V1Write_4c_1V0], (instregex "^SHA1[CMP]rrr$", 1292 "^SHA256H2?rrr$",
|
H A D | AArch64SchedAmpere1.td | 884 def : InstRW<[Ampere1Write_4cyc_1XY], (instregex "^FN?M(ADD|SUB)[H]rrr")>; 913 def : InstRW<[Ampere1Write_5cyc_1XY], (instregex "^FN?M(ADD|SUB)[SD]rrr")>;
|
H A D | AArch64SchedAmpere1B.td | 856 def : InstRW<[Ampere1BWrite_4cyc_1XY], (instregex "^FN?M(ADD|SUB)[H]rrr")>; 895 def : InstRW<[Ampere1BWrite_4cyc_1XY], (instregex "^FN?M(ADD|SUB)[SD]rrr")>;
|
H A D | AArch64SchedExynosM4.td | 652 M4ReadFMACM1], (instregex "^FN?M(ADD|SUB)[SD]rrr")>; 656 def : InstRW<[M4WriteNEONH], (instregex "^FCSEL[HSD]rrr")>;
|
H A D | AArch64SchedExynosM5.td | 712 M5ReadFMACM1], (instregex "^FN?M(ADD|SUB)[HSD]rrr")>; 715 def : InstRW<[M5WriteNEONH], (instregex "^FCSEL[HSD]rrr")>;
|
H A D | AArch64SchedFalkorDetails.td | 1085 def : InstRW<[FalkorWr_1VX_1VY_4cyc], (instregex "^SHA1(C|M|P)rrr$")>; 1118 def : InstRW<[FalkorWr_1VXVY_1cyc], (instregex "^FCSEL(S|D)rrr$")>;
|
H A D | AArch64SchedOryon.td | 817 (instregex "^MADD(W|X)rrr", "^MSUB(W|X)rrr",
|
H A D | AArch64SchedA57.td | 576 def : InstRW<[A57WriteFPMA, A57ReadFPM, A57ReadFPM, A57ReadFPMA5], (instregex "^FN?M(ADD|SUB)[DS]rrr")>;
|
H A D | AArch64SchedNeoverseV2.td | 1170 (instregex "^M(ADD|SUB)[WX]rrr$")>; 1313 (instregex "^FN?M(ADD|SUB)[HSD]rrr$")>;
|
H A D | AArch64SchedThunderX2T99.td | 533 (instregex "(S|U)(MADDL|MSUBL)rrr")>;
|
H A D | AArch64SchedThunderX3T110.td | 793 (instregex "(S|U)(MADDL|MSUBL)rrr")>;
|
H A D | AArch64SchedKryoDetails.td | 177 (instregex "(S|U)(MADDL|MSUBL)rrr")>;
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
H A D | AVRInstrFormats.td | 269 // rrr = source register
|
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
H A D | VEInstrInfo.td | 647 def rrr : RR<opc, (outs RC:$sx), (ins RC:$hi, RC:$sz, I32:$sy), 664 def rrr : RR<opc, (outs RC:$sx), (ins RC:$sz, RC:$low, I32:$sy), 912 def rrr : RR<opc, (outs), (ins RC:$sy, RC:$sz, RC:$sx), 925 def rrr : RR<opc, (outs RC:$sx), (ins RC:$sy, RC:$sz, RC:$sx_in),
|
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
H A D | NVPTXInstrInfo.td | 1376 def rrr : NVPTXInst<(outs RC:$dst), (ins RC:$a, RC:$b, RC:$c), 1398 def rrr : NVPTXInst<(outs RC:$dst), (ins RC:$a, RC:$b, RC:$c), 1405 def rrr : NVPTXInst<(outs RC:$dst), (ins RC:$a, RC:$b, RC:$c), 1843 def rrr 1894 def rrr
|