Home
last modified time | relevance | path

Searched refs:reg_mask (Results 1 – 7 of 7) sorted by relevance

/freebsd/sys/dev/bxe/
H A Decore_init.h638 } reg_mask; /* Register mask (all valid bits) */ member
764 return ecore_blocks_parity_data[idx].reg_mask.e1; in ecore_parity_reg_mask()
766 return ecore_blocks_parity_data[idx].reg_mask.e1h; in ecore_parity_reg_mask()
768 return ecore_blocks_parity_data[idx].reg_mask.e2; in ecore_parity_reg_mask()
770 return ecore_blocks_parity_data[idx].reg_mask.e3; in ecore_parity_reg_mask()
812 uint32_t reg_mask = ecore_parity_reg_mask(sc, i); in ecore_clear_blocks_parity() local
814 if (reg_mask) { in ecore_clear_blocks_parity()
817 if (reg_val & reg_mask) in ecore_clear_blocks_parity()
821 reg_val & reg_mask); in ecore_clear_blocks_parity()
845 uint32_t reg_mask = ecore_parity_reg_mask(sc, i); in ecore_enable_blocks_parity() local
[all …]
/freebsd/sys/dev/qat/qat_common/
H A Dqat_hal.c1738 unsigned short reg_mask; in qat_hal_put_rel_wr_xfer() local
1754 reg_mask = (unsigned short)~0x1f; in qat_hal_put_rel_wr_xfer()
1756 reg_mask = (unsigned short)~0xf; in qat_hal_put_rel_wr_xfer()
1758 if (reg_num & reg_mask) in qat_hal_put_rel_wr_xfer()
/freebsd/sys/contrib/dev/ath/ath_hal/ar9300/
H A Dar9300_power.c918 u_int32_t reg_mask[] = { in ar9300_wow_apply_pattern() local
958 OS_REG_WRITE(ah, (reg_mask[pattern_count] + i), mask_val); in ar9300_wow_apply_pattern()
H A Dar9300.h390 u_int32_t reg_mask; // mask of register member
H A Dar9300_paprd.c2304 pwr_temp |= (pwr_reg&~(p_item->reg_mask <<p_item->reg_mask_offset)); in ar9300_paprd_dec_tx_pwr()
/freebsd/sys/dev/al_eth/
H A Dal_init_eth_lm.c731 uint8_t reg_mask, in al_eth_lm_retimer_ds25_write_reg() argument
746 reg &= ~(reg_mask); in al_eth_lm_retimer_ds25_write_reg()
/freebsd/sys/contrib/dev/rtw89/
H A Dphy.c3817 u32 reg_mask; in rtw89_phy_dig_read_gain_table()
3820 reg_mask = xtal->sc_xo_mask; in rtw89_phy_dig_read_gain_table()
3822 reg_mask = xtal->sc_xi_mask; in rtw89_phy_dig_read_gain_table()
3824 return (u8)rtw89_read32_mask(rtwdev, xtal->xcap_reg, reg_mask); in rtw89_phy_dig_read_gain_table()
3831 u32 reg_mask; in rtw89_phy_dig_read_gain_table()
3834 reg_mask = xtal->sc_xo_mask; in rtw89_phy_dig_read_gain_table()
3836 reg_mask = xtal->sc_xi_mask; in rtw89_phy_dig_read_gain_table()
3838 rtw89_write32_mask(rtwdev, xtal->xcap_reg, reg_mask, val); in rtw89_phy_dig_read_gain_table()
2414 u32 reg_mask; rtw89_phy_cfo_get_xcap_reg() local
2428 u32 reg_mask; rtw89_phy_cfo_set_xcap_reg() local