Home
last modified time | relevance | path

Searched refs:printReg (Results 1 – 25 of 99) sorted by relevance

1234

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUMachineCFGStructurizer.cpp252 dbgs() << "Dest: " << printReg(Element.DestReg, TRI) in dump()
255 dbgs() << printReg(SI.first, TRI) << '(' << printMBBReference(*SI.second) in dump()
485 dbgs() << " In: " << printReg(getBBSelectRegIn(), TRI); in dump()
486 dbgs() << ", Out: " << printReg(getBBSelectRegOut(), TRI) << "\n"; in dump()
535 dbgs() << " In: " << printReg(getBBSelectRegIn(), TRI); in dump()
536 dbgs() << ", Out: " << printReg(getBBSelectRegOut(), TRI) << "\n"; in dump()
678 LLVM_DEBUG(dbgs() << "Considering Register: " << printReg(Reg, TRI) in storeLiveOutReg()
683 LLVM_DEBUG(dbgs() << "Add LiveOut (PHI): " << printReg(Reg, TRI) << "\n"); in storeLiveOutReg()
690 << "): " << printReg(Reg, TRI) << "\n"); in storeLiveOutReg()
701 LLVM_DEBUG(dbgs() << "Add LiveOut (Loop): " << printReg(Reg, TRI) in storeLiveOutReg()
[all …]
H A DSIOptimizeVGPRLiveRange.cpp257 LLVM_DEBUG(dbgs() << "Excluding " << printReg(MOReg, TRI) in collectCandidateRegisters()
286 LLVM_DEBUG(dbgs() << "Excluding " << printReg(Reg, TRI) in collectCandidateRegisters()
387 << printReg(MOReg, TRI, 0, MRI) << '\n'); in collectWaterfallCandidateRegisters()
391 << printReg(MOReg, TRI, 0, MRI) << '\n'); in collectWaterfallCandidateRegisters()
505 LLVM_DEBUG(dbgs() << "Optimizing " << printReg(Reg, TRI) << '\n'); in optimizeLiveRange()
557 LLVM_DEBUG(dbgs() << "Optimizing " << printReg(Reg, TRI) << '\n'); in optimizeWaterfallLiveRange()
H A DGCNNSAReassign.cpp321 << " " << llvm::printReg((VRM->getPhys(LI->reg())), TRI); in runOnMachineFunction()
359 << llvm::printReg((VRM->getPhys(Intervals.front()->reg())), TRI) in runOnMachineFunction()
361 << llvm::printReg((VRM->getPhys(Intervals.back()->reg())), TRI) in runOnMachineFunction()
H A DGCNRewritePartialRegUses.cpp419 LLVM_DEBUG(dbgs() << "Try to rewrite partial reg " << printReg(Reg, TRI) in rewriteReg()
458 LLVM_DEBUG(dbgs() << " Success " << printReg(Reg, TRI) << ':' in rewriteReg()
460 << printReg(NewReg, TRI) << ':' in rewriteReg()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DAggressiveAntiDepBreaker.cpp138 << " " << printReg(r, TRI)); in AggressiveAntiDepBreaker()
212 << " " << printReg(Reg, TRI) << "=g" << State->GetGroup(Reg) in Observe()
316 dbgs() << header << printReg(Reg, TRI); in HandleLastUse()
331 dbgs() << header << printReg(Reg, TRI); in HandleLastUse()
334 LLVM_DEBUG(dbgs() << " " << printReg(SubregReg, TRI) << "->g" in HandleLastUse()
368 LLVM_DEBUG(dbgs() << " " << printReg(Reg, TRI) << "=g" in PrescanInstruction()
389 << printReg(AliasReg, TRI) << ")"); in PrescanInstruction()
463 LLVM_DEBUG(dbgs() << " " << printReg(Reg, TRI) << "=g" in ScanInstruction()
498 LLVM_DEBUG(dbgs() << "=" << printReg(Reg, TRI)); in ScanInstruction()
501 LLVM_DEBUG(dbgs() << " " << printReg(Reg, TRI)); in ScanInstruction()
[all …]
H A DRegAllocFast.cpp567 LLVM_DEBUG(dbgs() << "Spilling " << printReg(VirtReg, TRI) << " in " in spill()
568 << printReg(AssignedReg, TRI)); in spill()
627 LLVM_DEBUG(dbgs() << "Reloading " << printReg(VirtReg, TRI) << " into " in reload()
628 << printReg(PhysReg, TRI) << '\n'); in reload()
756 LLVM_DEBUG(dbgs() << "Freeing " << printReg(PhysReg, TRI) << ':'); in freePhysReg()
770 LLVM_DEBUG(dbgs() << ' ' << printReg(LRI->VirtReg, TRI) << '\n'); in freePhysReg()
789 << printReg(PhysReg, TRI) << '\n'); in calcSpillCost()
842 LLVM_DEBUG(dbgs() << "Assigning " << printReg(VirtReg, TRI) << " to " in assignVirtToPhysReg()
843 << printReg(PhysReg, TRI) << '\n'); in assignVirtToPhysReg()
897 LLVM_DEBUG(dbgs() << "Search register for " << printReg(VirtReg) in allocVirtReg()
[all …]
H A DLiveRegMatrix.cpp105 LLVM_DEBUG(dbgs() << "assigning " << printReg(VirtReg.reg(), TRI) << " to " in assign()
106 << printReg(PhysReg, TRI) << ':'); in assign()
123 LLVM_DEBUG(dbgs() << "unassigning " << printReg(VirtReg.reg(), TRI) in unassign()
124 << " from " << printReg(PhysReg, TRI) << ':'); in unassign()
H A DFixupStatepointCallerSaved.cpp149 << printReg(Reg, &TRI) << " -> " << printReg(SrcReg, &TRI) in performCopyPropagation()
261 << printReg(Reg, &TRI) << " at " in getFrameIndex()
292 << printReg(Reg, &TRI) << " at landing pad " in getFrameIndex()
394 LLVM_DEBUG(dbgs() << "Will spill " << printReg(Reg, &TRI) << " at index " in findRegistersToSpill()
414 LLVM_DEBUG(dbgs() << "Spilling " << printReg(Reg, &TRI) << " to FI " << FI in spillRegisters()
459 LLVM_DEBUG(dbgs() << "Reloading " << printReg(Reg, &TRI) << " from FI " in insertReloads()
H A DRegAllocGreedy.cpp421 LLVM_DEBUG(dbgs() << "missed hint " << printReg(PhysHint, TRI) << '\n'); in tryAssign()
445 LLVM_DEBUG(dbgs() << printReg(PhysReg, TRI) << " is available at cost " in tryAssign()
470 << printReg(FromReg, TRI) << " to " in canReassign()
471 << printReg(Reg, TRI) << '\n'); in canReassign()
489 LLVM_DEBUG(dbgs() << "evicting " << printReg(PhysReg, TRI) in evictInterference()
565 dbgs() << printReg(PhysReg, TRI) << " would clobber CSR " in canAllocatePhysReg()
566 << printReg(RegClassInfo.getLastCalleeSavedAlias(PhysReg), TRI) in canAllocatePhysReg()
1127 LLVM_DEBUG(dbgs() << printReg(PhysReg, TRI) << "\tno positive bundles\n"); in calculateRegionSplitCostAroundReg()
1130 LLVM_DEBUG(dbgs() << printReg(PhysReg, TRI) in calculateRegionSplitCostAroundReg()
1138 << printReg(GlobalCand[BestCand].PhysReg, TRI) << '\n'; in calculateRegionSplitCostAroundReg()
[all …]
H A DRegAllocBase.cpp183 LLVM_DEBUG(dbgs() << "Enqueuing " << printReg(Reg, TRI) << '\n'); in enqueue()
186 LLVM_DEBUG(dbgs() << "Not enqueueing " << printReg(Reg, TRI) in enqueue()
H A DMachineRegisterInfo.cpp217 << printReg(Reg, getTargetRegisterInfo()) << "...\n"; in clearVirtRegs()
235 errs() << printReg(Reg, getTargetRegisterInfo()) in verifyUseList()
244 errs() << printReg(Reg, getTargetRegisterInfo()) in verifyUseList()
250 errs() << printReg(Reg, getTargetRegisterInfo()) in verifyUseList()
256 errs() << printReg(Reg, getTargetRegisterInfo()) in verifyUseList()
H A DRegisterCoalescer.cpp683 LLVM_DEBUG(dbgs() << "Extending: " << printReg(IntB.reg(), TRI)); in adjustCopiesBackFrom()
2067 << printReg(CP.getSrcReg(), TRI) << " with " in joinCopy()
2068 << printReg(CP.getDstReg(), TRI, CP.getSrcIdx()) << '\n'); in joinCopy()
2089 dbgs() << printReg(CP.getDstReg()) << " in " in joinCopy()
2091 << printReg(CP.getSrcReg()) << " in " in joinCopy()
2094 dbgs() << printReg(CP.getSrcReg(), TRI) << " in " in joinCopy()
2095 << printReg(CP.getDstReg(), TRI, CP.getSrcIdx()) << '\n'; in joinCopy()
2205 dbgs() << "\tSuccess: " << printReg(CP.getSrcReg(), TRI, CP.getSrcIdx()) in joinCopy()
2206 << " -> " << printReg(CP.getDstReg(), TRI, CP.getDstIdx()) << '\n'; in joinCopy()
2209 dbgs() << printReg(CP.getDstReg(), TRI); in joinCopy()
[all …]
H A DTargetRegisterInfo.cpp92 dbgs() << "Error: Super register " << printReg(SR, this) in checkAllSuperRegsMarked()
93 << " of reserved register " << printReg(Reg, this) in checkAllSuperRegsMarked()
108 Printable printReg(Register Reg, const TargetRegisterInfo *TRI, in printReg() function
679 dbgs() << printReg(Reg, TRI, SubRegIndex) << "\n"; in dumpReg()
H A DAllocationOrder.cpp43 dbgs() << ' ' << printReg(Hint, TRI); in create()
H A DRenameIndependentSubregs.cpp137 LLVM_DEBUG(dbgs() << printReg(Reg) << ": Found " << Classes.getNumClasses() in INITIALIZE_PASS_DEPENDENCY()
139 LLVM_DEBUG(dbgs() << printReg(Reg) << ": Splitting into newly created:"); in INITIALIZE_PASS_DEPENDENCY()
145 LLVM_DEBUG(dbgs() << ' ' << printReg(NewVReg)); in INITIALIZE_PASS_DEPENDENCY()
H A DMachineCopyPropagation.cpp361 << printReg(Def, &TRI) << "\n"); in findLastSeenDefInCopy()
752 LLVM_DEBUG(dbgs() << "MCP: Replacing " << printReg(MOUse.getReg(), TRI) in forwardUses()
753 << "\n with " << printReg(ForwardedReg, TRI) in forwardUses()
1033 LLVM_DEBUG(dbgs() << "MCP: Replacing " << printReg(MODef.getReg(), TRI) in propagateDefs()
1034 << "\n with " << printReg(Def, TRI) << "\n in " in propagateDefs()
1340 LLVM_DEBUG(dbgs() << "MCP: Removed tracking of " << printReg(Reg, TRI) in EliminateSpillageCopies()
1433 LLVM_DEBUG(dbgs() << "MCP: Removed tracking of " << printReg(Src, TRI) in EliminateSpillageCopies()
H A DMachineSSAContext.cpp83 Out << printReg(Value, MRI->getTargetRegisterInfo(), 0, MRI);
H A DStackMaps.cpp322 OS << printReg(Loc.Reg, TRI); in print()
329 OS << printReg(Loc.Reg, TRI); in print()
338 OS << printReg(Loc.Reg, TRI); in print()
362 OS << printReg(LO.Reg, TRI); in createLiveOutReg()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMFixCortexA57AES1742098Pass.cpp313 << printReg(MOp.getReg(), TRI) << "\n"); in analyzeMF()
329 << printReg(MOp.getReg(), TRI) << "\n"); in analyzeMF()
337 << printReg(MOp.getReg(), TRI) << "\n"); in analyzeMF()
355 << printReg(MOp.getReg(), TRI) << "\n"); in analyzeMF()
371 << printReg(MOp.getReg(), TRI) << ": " << *DefMI); in analyzeMF()
405 LLVM_DEBUG(dbgs() << "Inserting VORRq of " << printReg(RegToFixup, TRI) in insertAESFixup()
H A DMVETPAndVPTOptimisationsPass.cpp782 << "Replacing all uses of '" << printReg(Result) in ReduceOldVCCRValueUses()
783 << "' with '" << printReg(LastVPNOTResult) << "'\n"); in ReduceOldVCCRValueUses()
792 LLVM_DEBUG(dbgs() << "Replacing use of '" << printReg(VCCRValue) in ReduceOldVCCRValueUses()
793 << "' with '" << printReg(LastVPNOTResult) in ReduceOldVCCRValueUses()
806 << printReg(OppositeVCCRValue) << "' with '" in ReduceOldVCCRValueUses()
807 << printReg(LastVPNOTResult) << " for instr: "; in ReduceOldVCCRValueUses()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64A57FPLoadBalancing.cpp542 LLVM_DEBUG(dbgs() << " - Scavenged register: " << printReg(Reg, TRI) << "\n"); in colorChain()
616 << printReg(DestReg, TRI) << " at " << *MI); in scanInstruction()
636 << printReg(AccumReg, TRI) << " in MI " << *MI); in scanInstruction()
662 << printReg(DestReg, TRI) << "\n"); in scanInstruction()
690 LLVM_DEBUG(dbgs() << "Kill seen for chain " << printReg(MO.getReg(), TRI) in maybeKillChain()
702 << printReg(I->first, TRI) << "\n"); in maybeKillChain()
H A DAArch64PBQPRegAlloc.cpp244 LLVM_DEBUG(dbgs() << "Moving acc chain from " << printReg(Ra, TRI) in addInterChainConstraint()
245 << " to " << printReg(Rd, TRI) << '\n';); in addInterChainConstraint()
250 LLVM_DEBUG(dbgs() << "Creating new acc chain for " << printReg(Rd, TRI) in addInterChainConstraint()
337 LLVM_DEBUG(dbgs() << "Killing chain " << printReg(r, TRI) << " at "; in apply()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonGenInsert.cpp193 OS << ' ' << printReg(R, P.TRI); in operator <<()
434 OS << printReg(*I, P.TRI); in operator <<()
487 OS << '(' << printReg(SrcR, P.TRI) << ',' << printReg(InsR, P.TRI) in operator <<()
586 dbgs() << " " << printReg(I.first, HRI) << ":\n"; in dump_map()
787 dbgs() << __func__ << ": " << printReg(VR, HRI) in findRecordInsertForms()
852 dbgs() << "Prefixes matching register " << printReg(VR, HRI) << "\n"; in findRecordInsertForms()
857 dbgs() << " (" << printReg(J.first, HRI) << ",@" << J.second << ')'; in findRecordInsertForms()
902 dbgs() << printReg(VR, HRI) << " = insert(" << printReg(SrcR, HRI) in findRecordInsertForms()
903 << ',' << printReg(InsR, HRI) << ",#" << L << ",#" in findRecordInsertForms()
1523 dbgs() << printReg(VR, HRI) << " -> " << Pos << "\n"; in runOnMachineFunction()
H A DHexagonGenPredicate.cpp80 return OS << printReg(PR.Reg.R, &PR.TRI, PR.Reg.S); in operator <<()
226 LLVM_DEBUG(dbgs() << __func__ << ": " << printReg(Reg.R, TRI, Reg.S) << "\n"); in processPredicateGPR()
231 LLVM_DEBUG(dbgs() << "Dead reg: " << printReg(Reg.R, TRI, Reg.S) << '\n'); in processPredicateGPR()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCRegisterInfo.cpp69 LLVM_DEBUG(dbgs() << "Scavenged register " << printReg(BaseReg, TRI) in replaceFrameIndex()
70 << " for FrameReg=" << printReg(FrameReg, TRI) in replaceFrameIndex()

1234