Home
last modified time | relevance | path

Searched refs:liveAt (Results 1 – 22 of 22) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIFormMemoryClauses.cpp356 if (!LI.liveAt(ClauseLiveOutIdx)) { in run()
363 if (SR.liveAt(ClauseLiveInIdx) && !SR.liveAt(ClauseLiveOutIdx)) in run()
H A DSILowerWWMCopies.cpp95 return LR.liveAt(Idx); in isSCCLiveAtMI()
H A DGCNRegPressure.cpp443 if ((S.LaneMask & LaneMaskFilter).any() && S.liveAt(SI)) { in getLiveLaneMask()
447 } else if (LI.liveAt(SI)) { in getLiveLaneMask()
620 if (!S.liveAt(SI)) { in advanceBeforeNext()
633 } else if (!LI.liveAt(SI)) { in advanceBeforeNext()
H A DGCNSchedStrategy.cpp1689 if (!SR.liveAt(RematIdx)) in allUsesAvailableAt()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DVirtRegMap.cpp464 assert(LI.liveAt(BaseIndex) && in readsUndefSubreg()
471 if ((SR.LaneMask & UseMask).any() && SR.liveAt(BaseIndex)) in readsUndefSubreg()
599 if (UnitRange.liveAt(AfterMIDefs) && UnitRange.liveAt(BeforeMIUses)) in subRegLiveThrough()
H A DRegisterCoalescer.cpp1242 if (!IntB.liveAt(UseIdx)) in removePartialRedundancy()
1371 if (LR.liveAt(CopyIdx)) in reMaterializeTrivialDef()
1582 if (!SR.liveAt(DefIndex)) in reMaterializeTrivialDef()
1751 if (SR.liveAt(Idx)) in eliminateUndefCopy()
1754 } else if (SrcLI.liveAt(Idx)) in eliminateUndefCopy()
1767 if (((V && V->isPHIDef()) || (!V && !DstLI.liveAt(Idx)))) { in eliminateUndefCopy()
1821 if (SR.liveAt(UseIdx)) { in eliminateUndefCopy()
1827 isLive = DstLI.liveAt(UseIdx); in eliminateUndefCopy()
1856 if (S.liveAt(UseIdx)) { in addUndefFlag()
1915 Reads = DstInt->liveAt(LIS->getInstructionIndex(*UseMI)); in updateRegDefsUses()
[all …]
H A DRenameIndependentSubregs.cpp299 if (SR.liveAt(Pos)) in subRangeLiveAt()
H A DLiveRangeEdit.cpp146 if (!SR.liveAt(UseIdx)) in allUsesAvailableAt()
H A DSplitKit.cpp659 if (S.liveAt(UseIdx)) in defFromParent()
1304 if (PSR.liveAt(LastUse)) in extendPHIRange()
1399 if (!Edit->getParent().liveAt(Idx.getPrevSlot())) in rewriteAssigned()
H A DRegisterPressure.cpp452 return LR.liveAt(Pos); in getLiveLanesAt()
1239 return LR.liveAt(Pos); in getLiveLanesAt()
H A DMachineBasicBlock.cpp1332 if (!LI.liveAt(PrevIndex)) in SplitCriticalEdge()
1335 bool isLiveOut = LI.liveAt(LIS->getMBBStartIdx(Succ)); in SplitCriticalEdge()
H A DPHIElimination.cpp863 if (LI.liveAt(LIS->getMBBStartIdx(SI))) in isLiveOutPastPHIs()
H A DRegAllocGreedy.cpp1395 if (VirtReg.liveAt(LIS->getInstructionIndex(Instr).getRegSlot())) in trySplitAroundHintReg()
1534 if (S.liveAt(Use)) in readsLaneSubset()
H A DMachineVerifier.cpp2820 if (loads && !LI.liveAt(Idx.getRegSlot(true))) { in visitMachineOperand()
2824 if (stores && !LI.liveAt(Idx.getRegSlot())) { in visitMachineOperand()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DLiveIntervals.h267 return LR.liveAt(getMBBStartIdx(mbb)); in isLiveInToMBB()
271 return LR.liveAt(getMBBEndIdx(mbb).getPrevSlot()); in isLiveOutOfMBB()
H A DLiveInterval.h403 bool liveAt(SlotIndex index) const { in liveAt() function
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyMemIntrinsicResults.cpp139 if (!FromLI->liveAt(FromIdx.getDeadSlot())) in replaceDominatedUses()
H A DWebAssemblyRegStackify.cpp628 IsDead = !LI.liveAt(LIS.getInstructionIndex(Def).getDeadSlot()); in rematerializeCheapDef()
/freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCVSXFMAMutate.cpp205 !LIS->getInterval(AddendSrcReg).liveAt(FMAIdx)) in processBlock()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonExpandCondsets.cpp474 if (!Seg.start.isRegister() || !Range.liveAt(Seg.start.getPrevSlot())) in updateDeadsInRange()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInsertVSETVLI.cpp1129 if (!LI.liveAt(SI) && LI.containsOneValue()) in insertVSETVLI()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZInstrInfo.cpp1240 CCLiveAtMI = CCLiveRange->liveAt(MISlot); in foldMemoryOperandImpl()