Searched refs:isSignExtended (Results 1 – 7 of 7) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PostLegalizerCombiner.cpp | 125 bool isSignExtended(Register R, MachineRegisterInfo &MRI) { in isSignExtended() function
169 (isSignExtended(LHS, MRI) || isZeroExtended(LHS, MRI))) in matchAArch64MulConstCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.h | 617 bool isSignExtended(const unsigned Reg, in isSignExtended() function
|
| H A D | PPCMIPeephole.cpp | 1054 TII->isSignExtended(NarrowReg, MRI)) { in simplifyCode()
|
| H A D | PPCInstrInfo.cpp | 2420 if (isSignExtended(SrcReg, MRI)) in optimizeCompareInstr()
|
| H A D | PPCISelLowering.cpp | 12152 static bool isSignExtended(MachineInstr &MI, const PPCInstrInfo *TII) { in isSignExtended() function
12157 return TII->isSignExtended(MI.getOperand(1).getReg(), in isSignExtended()
12222 incr.isVirtual() && isSignExtended(*RegInfo.getVRegDef(incr), TII); in EmitPartwordAtomicBinary()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 9469 static bool isSignExtended(SDNode *N, SelectionDAG &DAG) { in isSignExtended() function
9610 isSignExtended(N0, DAG) && isSignExtended(N1, DAG); in isAddSubSExt()
9636 bool isN0SExt = isSignExtended(N0, DAG); in LowerMUL()
9637 bool isN1SExt = isSignExtended(N1, DAG); in LowerMUL()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 5055 static bool isSignExtended(SDValue N, SelectionDAG &DAG) { in isSignExtended() function
5073 isSignExtended(N0, DAG) && isSignExtended(N1, DAG); in isAddSubSExt()
5217 bool IsN0SExt = isSignExtended(N0, DAG); in selectUmullSmull()
5218 bool IsN1SExt = isSignExtended(N1, DAG); in selectUmullSmull()
18321 if (N0->hasOneUse() && (isSignExtended(N0, DAG) || in performMulCombine()
|