Home
last modified time | relevance | path

Searched refs:isSignExtLoad (Results 1 – 4 of 4) sorted by relevance

/freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/
H A DCodeGenDAGPatterns.cpp939 !isSignExtLoad() && !isZeroExtLoad() && getMemoryVT() == nullptr && in getPredCode()
953 if (isSignExtLoad()) in getPredCode()
981 !isZeroExtLoad() && !isSignExtLoad() && !isAtomicOrderingAcquire() && in getPredCode()
1089 if (isAtomic() && (isZeroExtLoad() || isSignExtLoad())) in getPredCode()
1102 if ((isNonExtLoad() + isAnyExtLoad() + isSignExtLoad() + in getPredCode()
1113 if (isSignExtLoad()) in getPredCode()
1213 bool TreePredicateFn::isSignExtLoad() const { in isSignExtLoad() function in TreePredicateFn
1347 if (isSignExtLoad()) in getCodeToRunOnSDNode()
H A DCodeGenDAGPatterns.h554 bool isSignExtLoad() const;
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DGlobalISelEmitter.cpp113 if (P.isSignExtLoad()) in explainPredicates()
214 Predicate.isSignExtLoad() || Predicate.isZeroExtLoad()) in isTrivialOperatorNode()
528 Predicate.isSignExtLoad()) in getEquivNode()
639 Predicate.isSignExtLoad()) in addBuiltinPredicates()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/GlobalISel/
H A DSelectionDAGCompat.td209 // as isSignExtLoad require that this is not a perfect 1:1 mapping since a