| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/ |
| H A D | PPCMCTargetDesc.h | 104 if (isShiftedMask_64(Val)) { in isRunOfOnes64()
112 if (isShiftedMask_64(Val)) { in isRunOfOnes64()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Support/ |
| H A D | MathExtras.h | 286 constexpr bool isShiftedMask_64(uint64_t Value) { in isShiftedMask_64() function
319 inline bool isShiftedMask_64(uint64_t Value, unsigned &MaskIdx, in isShiftedMask_64() function
321 if (!isShiftedMask_64(Value)) in isShiftedMask_64()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64AddressingModes.h | 238 if (isShiftedMask_64(Imm)) { in processLogicalImmediate()
244 if (!isShiftedMask_64(~Imm)) in processLogicalImmediate()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VE.h | 342 return (Val & (UINT64_C(1) << 63)) && isShiftedMask_64(Val); in isMImmVal()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 1186 if (isShiftedMask_64(Mask)) { in Select()
1236 if (isShiftedMask_64(Mask) && N0.hasOneUse()) { in Select()
1456 if (LeftShift && isShiftedMask_64(C1)) { in Select()
1499 if (!LeftShift && isShiftedMask_64(C1)) { in Select()
1549 if (LeftShift && isShiftedMask_64(C1)) { in Select()
1623 if (isShiftedMask_64(C1) && !Skip) { in Select()
3321 if (isShiftedMask_64(Mask)) { in selectSHXADDOp()
3369 if (isShiftedMask_64(Mask)) { in selectSHXADDOp()
3395 if (isShiftedMask_64(Mask)) { in selectSHXADDOp()
3449 if (isShiftedMask_64(Mask)) { in selectSHXADD_UWOp()
|
| H A D | RISCVTargetTransformInfo.cpp | 160 if (isShiftedMask_64(Mask)) { in canUseShiftPair()
|
| H A D | RISCVInstrInfo.td | 602 return !isInt<32>(Imm) && isUInt<32>(Imm) && isShiftedMask_64(Imm) &&
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCTargetTransformInfo.cpp | 300 (isShiftedMask_64(Imm.getZExtValue()) || in getIntImmCostInst()
301 isShiftedMask_64(~Imm.getZExtValue()))) in getIntImmCostInst()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/ADT/ |
| H A D | APInt.h | 512 return isShiftedMask_64(U.VAL); in isShiftedMask()
524 return isShiftedMask_64(U.VAL, MaskIdx, MaskLen); in isShiftedMask()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 4401 !isShiftedMask_64(CN->getZExtValue(), SMIdx, SMLen)) in performANDCombine()
4496 !isShiftedMask_64(CN->getZExtValue(), MaskIdx, MaskLen)) in performSRLCombine()
4752 isShiftedMask_64(~CN0->getSExtValue(), MaskIdx0, MaskLen0) && in performORCombine()
4755 isShiftedMask_64(CN1->getZExtValue(), MaskIdx1, MaskLen1) && in performORCombine()
4774 isShiftedMask_64(~CN0->getSExtValue(), MaskIdx0, MaskLen0) && in performORCombine()
4779 isShiftedMask_64(CN1->getZExtValue(), MaskIdx1, MaskLen1) && in performORCombine()
4797 isShiftedMask_64(~CN0->getSExtValue(), MaskIdx0, MaskLen0) && in performORCombine()
4820 isShiftedMask_64(CN0->getZExtValue(), MaskIdx0, MaskLen0) && in performORCombine()
4839 isShiftedMask_64(~CN0->getSExtValue(), MaskIdx0, MaskLen0) && in performORCombine()
4865 isShiftedMask_64(CNMask->getZExtValue(), MaskIdx, MaskLen) && in performORCombine()
[all …]
|
| H A D | LoongArchInstrInfo.td | 636 : llvm::isShiftedMask_64(~Imm, MaskIdx, MaskLen);
644 : llvm::isShiftedMask_64(~Imm, MaskIdx, MaskLen);
654 : llvm::isShiftedMask_64(~Imm, MaskIdx, MaskLen);
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 822 !isShiftedMask_64(CN->getZExtValue(), SMPos, SMSize)) in performANDCombine()
915 !isShiftedMask_64(CN->getZExtValue(), SMPos0, SMSize0)) in performORCombine()
947 !isShiftedMask_64(~CN->getSExtValue(), SMPos0, SMSize0)) in performORCombine()
955 !isShiftedMask_64(CN->getZExtValue(), SMPos1, SMSize1)) in performORCombine()
1210 !isShiftedMask_64(CN->getZExtValue(), SMPos, SMSize)) in performSHLCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrInfo.cpp | 2025 if (isShiftedMask_64(Mask, LSB, Length)) { in isRxSBGMask()
2033 if (isShiftedMask_64(Mask ^ allOnes(BitSize), LSB, Length)) { in isRxSBGMask()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 3163 if (!isShiftedMask_64(NonZeroBits)) in isBitfieldPositioningOp()
3185 assert(isShiftedMask_64(NonZeroBits) && "Caller guaranteed"); in isBitfieldPositioningOpFromAnd()
3307 assert(isShiftedMask_64(NonZeroBits) && "Caller guaranteed"); in isBitfieldPositioningOpFromShl()
3338 return isShiftedMask_64(Mask); in isShiftedMask()
3446 isShiftedMask_64(AndImm)) { in isWorthFoldingIntoOrrWithShift()
|
| H A D | AArch64ISelLowering.cpp | 2444 if (isShiftedMask_64(NewImm) || isShiftedMask_64(~(NewImm | ~Mask))) in optimizeLogicalImm()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 2248 if (!isShiftedMask_64(Mask, MaskIdx, MaskLen)) in foldMaskAndShiftToScale()
2347 if (!isShiftedMask_64(Mask, MaskIdx, MaskLen)) in foldMaskedShiftToBEXTR()
6191 if (CmpVT == MVT::i64 && !isInt<8>(Mask) && isShiftedMask_64(Mask) && in Select()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelDAGToDAG.cpp | 1790 } else if (isShiftedMask_64(MaskVal)) { in tryBFE()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 3268 if (!MaskVal || !isShiftedMask_64(*MaskVal)) in select()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 12301 (Bits == 8 || Bits == 16) && isShiftedMask_64(Mask) && !(Mask & 1)) { in performAndCombine()
|