Searched refs:isShiftedMask (Results 1 – 11 of 11) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/ |
| H A D | RISCVInstructionSelector.cpp | 272 if (Mask.isShiftedMask()) { in selectSHXADDOp()
314 if (LeftShift.has_value() && Mask.isShiftedMask()) { in selectSHXADDOp()
364 if (Mask.isShiftedMask()) { in selectSHXADD_UWOp()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/ADT/ |
| H A D | APInt.h | 490 bool isShiftedMask() const { in isShiftedMask() function
502 bool isShiftedMask(unsigned &MaskIdx, unsigned &MaskLen) const { in isShiftedMask() function
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 753 if (!AndMask.isShiftedMask(LowZBits, MaskLen)) in SelectShiftedRegisterFromAnd()
3232 static bool isShiftedMask(uint64_t Mask, EVT VT) { in isShiftedMask() function
3276 if (!isShiftedMask(Known.Zero.getZExtValue(), VT)) in tryBitfieldInsertOpFromOrAndImm()
3631 (isShiftedMask(Mask0Imm, VT) || isShiftedMask(Mask1Imm, VT))) { in tryBitfieldInsertOpFromOr()
3636 if (isShiftedMask(Mask0Imm, VT)) { in tryBitfieldInsertOpFromOr()
|
| H A D | AArch64ISelLowering.cpp | 17531 if (XorC->getAPIntValue().isShiftedMask(MaskIdx, MaskLen)) { in isDesirableToCommuteXorWithShift()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstCombineIntrinsic.cpp | 2217 if (MaskC->getValue().isShiftedMask(MaskIdx, MaskLen)) { in instCombineIntrinsic()
2261 if (MaskC->getValue().isShiftedMask(MaskIdx, MaskLen)) { in instCombineIntrinsic()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfoZb.td | 231 if (!Imm.isShiftedMask())
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/IR/ |
| H A D | PatternMatch.h | 512 bool isValue(const APInt &C) { return C.isShiftedMask(); } in isValue()
|
| /freebsd/contrib/llvm-project/clang/lib/Sema/ |
| H A D | SemaChecking.cpp | 2937 if (Result.isShiftedMask() || (~Result).isShiftedMask()) in ValueIsRunOfOnes()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 4109 if (Mask->getAPIntValue().isShiftedMask(MaskIdx, MaskLen) && in performSrlCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 14488 } else if (Mask.isShiftedMask(ShAmt, ActiveBits)) { in reduceLoadWidth()
14563 ShiftMask.isShiftedMask(Offset, ActiveBits) && in reduceLoadWidth()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 13851 if (XorC->getAPIntValue().isShiftedMask(MaskIdx, MaskLen)) { in isDesirableToCommuteXorWithShift()
|