| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | A15SDOptimizer.cpp | 286 if (MI->isRegSequence() && usesRegClass(MI->getOperand(1), in optimizeSDPattern()
332 if (MI->isRegSequence() && usesRegClass(MI->getOperand(1), &ARM::SPRRegClass)) in hasPartialWrite()
394 if (MI->isCopyLike() || MI->isInsertSubreg() || MI->isRegSequence() || in getReadDPRs()
|
| H A D | ARMBaseInstrInfo.cpp | 4379 ResolvedDefMI->isRegSequence() || ResolvedDefMI->isImplicitDef()) { in getOperandLatency()
4717 if (MI.isCopyLike() || MI.isInsertSubreg() || MI.isRegSequence() || in getPredicationCost()
4738 if (MI.isCopyLike() || MI.isInsertSubreg() || MI.isRegSequence() || in getInstrLatency()
|
| H A D | ARMInstrVFP.td | 1311 let isRegSequence = 1;
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIFixSGPRCopies.cpp | 268 assert(MI.isRegSequence()); in foldVGPRCopyIntoRegSequence()
687 else if (MI.isRegSequence()) in runOnMachineFunction()
771 if (MI->isRegSequence()) in runOnMachineFunction()
808 if (UseMI->isCopy() || UseMI->isRegSequence()) { in processPHINode()
931 if (Inst->isCopy() || Inst->isRegSequence()) { in analyzeVGPRToSGPRCopy()
|
| H A D | SIFoldOperands.cpp | 661 if (!Def || !Def->isRegSequence()) in getRegSeqInit()
774 if (UseMI->isRegSequence()) { in foldOperand()
1503 if (InstToErase && InstToErase->isRegSequence() && in tryFoldFoldableCopy()
1775 assert(MI.isRegSequence()); in tryFoldRegSequence()
2050 if (!I->isCopy() && !I->isRegSequence()) in tryFoldLoad()
2205 if (MI.isRegSequence() && tryFoldRegSequence(MI)) { in runOnMachineFunction()
|
| H A D | AMDGPURegisterBankInfo.cpp | 3765 if (MI.isRegSequence()) { in getInstrMapping()
|
| H A D | SIInstrInfo.cpp | 9299 assert(MI.isRegSequence()); in getRegSequenceSubReg()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | ProcessImplicitDefs.cpp | 72 !MI->isRegSequence() && in canTurnIntoImplicitDef()
|
| H A D | PeepholeOptimizer.cpp | 244 (MI.isRegSequence() || MI.isInsertSubreg() || in isCoalescableCopy()
1081 assert(MI.isRegSequence() && "Invalid instruction"); in RegSequenceRewriter()
1954 assert((Def->isRegSequence() || Def->isRegSequenceLike()) && in getNextSourceFromRegSequence()
2139 if (Def->isRegSequence() || Def->isRegSequenceLike()) in getNextSourceImpl()
|
| H A D | RegisterBankInfo.cpp | 222 if (MI.isRegSequence()) { in getInstrMappingImpl()
|
| H A D | TargetInstrInfo.cpp | 1654 assert((MI.isRegSequence() || in getRegSequenceInputs()
1657 if (!MI.isRegSequence()) in getRegSequenceInputs()
|
| H A D | MachineLICM.cpp | 1337 if (MI.isCopy() || MI.isRegSequence()) { in IsProfitableToHoist()
|
| H A D | MachinePipeliner.cpp | 1800 if (!SU.getInstr()->isCopy() && !SU.getInstr()->isRegSequence()) in apply()
1835 if (TmpMI->isPHI() || TmpMI->isRegSequence()) { in apply()
|
| H A D | TwoAddressInstructionPass.cpp | 1860 if (mi->isRegSequence()) in run()
|
| /freebsd/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | InstrDocsEmitter.cpp | 144 FLAG(isRegSequence) in EmitInstrDocs()
|
| H A D | InstrInfoEmitter.cpp | 1278 if (Inst.isRegSequence) in emitRecord()
|
| /freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/ |
| H A D | CodeGenInstruction.h | 279 bool isRegSequence : 1; variable
|
| H A D | CodeGenInstruction.cpp | 462 isRegSequence = R->getValueAsBit("isRegSequence"); in CodeGenInstruction()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | MachineInstr.h | 662 if (isRegSequence() && OpIdx > 1 && (OpIdx % 2) == 0)
1418 bool isRegSequence() const {
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonSubtarget.cpp | 465 if ((DstInst->isRegSequence() || DstInst->isCopy())) { in adjustSchedDependency()
|
| H A D | HexagonGenInsert.cpp | 935 bool Skip = MI.isCopy() || MI.isRegSequence(); in collectInBlock()
|
| H A D | HexagonConstPropagation.cpp | 1949 if (MI.isRegSequence()) { in evaluate()
|
| H A D | HexagonDepInstrInfo.td | 32502 let isRegSequence = 1;
[all...] |
| /freebsd/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | Target.td | 664 bit isRegSequence = false; // Is this instruction a kind of reg sequence?
|