| /freebsd/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRISelDAGToDAG.cpp | 156 bool isPre = (AM == ISD::PRE_DEC); in selectIndexedLoad() local
161 if ((!isPre && Offs != 1) || (isPre && Offs != -1)) { in selectIndexedLoad()
165 Opcode = (isPre) ? AVR::LDRdPtrPd : AVR::LDRdPtrPi; in selectIndexedLoad()
169 if ((!isPre && Offs != 2) || (isPre && Offs != -2)) { in selectIndexedLoad()
173 Opcode = (isPre) ? AVR::LDWRdPtrPd : AVR::LDWRdPtrPi; in selectIndexedLoad()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | GenericMachineInstrs.h | 113 bool isPre() const { return getOperand(4).getImm() == 1; } in isPre() function
114 bool isPost() const { return !isPre(); } in isPost()
173 bool isPre() const { return getOperand(4).getImm() == 1; } in isPre() function
174 bool isPost() const { return !isPre(); } in isPost()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelDAGToDAG.cpp | 1603 bool isPre = (AM == ISD::PRE_INC) || (AM == ISD::PRE_DEC); in tryARMIndexedLoad() local
1606 if (LoadedVT == MVT::i32 && isPre && in tryARMIndexedLoad()
1610 } else if (LoadedVT == MVT::i32 && !isPre && in tryARMIndexedLoad()
1616 Opcode = isPre ? ARM::LDR_PRE_REG : ARM::LDR_POST_REG; in tryARMIndexedLoad()
1623 ? (isPre ? ARM::LDRSH_PRE : ARM::LDRSH_POST) in tryARMIndexedLoad()
1624 : (isPre ? ARM::LDRH_PRE : ARM::LDRH_POST); in tryARMIndexedLoad()
1629 Opcode = isPre ? ARM::LDRSB_PRE : ARM::LDRSB_POST; in tryARMIndexedLoad()
1632 if (isPre && in tryARMIndexedLoad()
1636 } else if (!isPre && in tryARMIndexedLoad()
1642 Opcode = isPre ? ARM::LDRB_PRE_REG : ARM::LDRB_POST_REG; in tryARMIndexedLoad()
[all …]
|
| H A D | ARMInstrFormats.td | 795 class AI2ldstidx<bit isLd, bit isByte, bit isPre, dag oops, dag iops,
802 let Inst{24} = isPre; // P bit
804 let Inst{21} = isPre; // W bit
808 class AI2stridx_reg<bit isByte, bit isPre, dag oops, dag iops,
811 : AI2ldstidx<0, isByte, isPre, oops, iops, im, f, itin, opc, asm, cstr,
826 class AI2stridx_imm<bit isByte, bit isPre, dag oops, dag iops,
829 : AI2ldstidx<0, isByte, isPre, oops, iops, im, f, itin, opc, asm, cstr,
845 class AI2stridxT<bit isByte, bit isPre, dag oops, dag iops,
848 : AI2ldstidx<0, isByte, isPre, oops, iops, im, f, itin, opc, asm, cstr,
884 class AI3ldstidx<bits<4> op, bit op20, bit isPre, dag oops, dag iops,
[all …]
|
| H A D | ARMBaseInstrInfo.cpp | 189 bool isPre = false; in convertToThreeAddress() local
193 isPre = true; in convertToThreeAddress()
278 if (isPre) { in convertToThreeAddress()
|
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/ |
| H A D | CGExprScalar.cpp | 628 bool isInc, bool isPre);
2790 bool isInc, bool isPre) { in EmitScalarPrePostIncDec() argument
2806 if (isPre) { in EmitScalarPrePostIncDec()
2834 return isPre ? Builder.CreateBinOp(op, old, amt) : old; in EmitScalarPrePostIncDec()
2850 return isPre ? Builder.CreateBinOp(op, old, amt) : old; in EmitScalarPrePostIncDec()
3115 return isPre ? value : input; in EmitScalarPrePostIncDec()
3129 return isPre ? value : input; in EmitScalarPrePostIncDec()
5539 bool isInc, bool isPre) { in EmitScalarPrePostIncDec() argument
5540 return ScalarExprEmitter(*this).EmitScalarPrePostIncDec(E, LV, isInc, isPre); in EmitScalarPrePostIncDec()
|
| H A D | CGExprComplex.cpp | 201 bool isInc, bool isPre) { in VisitPrePostIncDec() argument
203 return CGF.EmitComplexPrePostIncDec(E, LV, isInc, isPre); in VisitPrePostIncDec()
|
| H A D | CodeGenFunction.h | 3315 bool isInc, bool isPre);
3317 bool isInc, bool isPre);
|
| H A D | CGExpr.cpp | 1207 bool isInc, bool isPre) { in EmitComplexPrePostIncDec() argument
1238 return isPre ? IncVal : InVal; in EmitComplexPrePostIncDec()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 5417 bool IsPre = ExtLd.isPre(); in selectIndexedExtLoad()
5509 if (Ld.isPre()) { in selectIndexedLoad()
5553 if (I.isPre()) { in selectIndexedStore()
|