Home
last modified time | relevance | path

Searched refs:isPow2VectorType (Results 1 – 14 of 14) sorted by relevance

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DValueTypes.h465 bool isPow2VectorType() const { in isPow2VectorType() function
473 if (!isPow2VectorType()) { in getPow2VectorType()
H A DTargetLowering.h536 if (!VT.isPow2VectorType()) in getPreferredVectorAction()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGenTypes/
H A DMachineValueType.h242 bool isPow2VectorType() const { in isPow2VectorType() function
250 if (isPow2VectorType()) in getPow2VectorType()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp1078 if (!VT.isPow2VectorType()) { in getTypeConversion()
1148 if (!VT.isPow2VectorType()) { in getTypeConversion()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp104 if (VT.isPow2VectorType() && VT.getVectorElementType().isRound()) in getRegisterTypeForCallingConv()
114 if (VT.isPow2VectorType() && VT.getVectorElementType().isRound()) in getNumRegistersForCallingConv()
125 if (VT.isPow2VectorType() && VT.getVectorElementType().isRound()) { in getVectorTypeBreakdownForCallingConv()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp165 bool isPowerOf2 = VT.isPow2VectorType(); in getVectorTypeBreakdownForCallingConv()
207 if (!VT.isPow2VectorType()) in handleMaskRegisterForCallingConv()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp1305 if (MemVT.isVector() && !MemVT.isPow2VectorType()) { in analyzeFormalArgumentsCompute()
H A DSIISelLowering.cpp2030 return VT.isPow2VectorType() ? TypeSplitVector : TypeWidenVector; in getPreferredVectorAction()
11000 if (MemVT.isPow2VectorType() || in LowerLOAD()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp7613 if (!VT.isPow2VectorType()) in useSVEForFixedLengthVectorVT()
14800 if (!VT.isPow2VectorType() || VT.getFixedSizeInBits() > 128 || in LowerFixedLengthBuildVectorToSVE()
15960 assert(VecVT.isFixedLengthVector() && VecVT.isPow2VectorType() && in getVectorBitwiseReduce()
25244 Vec.getValueType().isPow2VectorType()) { in performVecReduceBitwiseCombine()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp7782 assert(VT.isVector() && !VT.isPow2VectorType() && isTypeLegal(VT)); in WidenVecOp_VSELECT()
H A DTargetLowering.cpp11546 if (VT.isPow2VectorType()) { in expandVecReduce()
H A DDAGCombiner.cpp13924 !DstVT.isVector() || !DstVT.isPow2VectorType() || in CombineExtLoad()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp13448 if (!VecVT.isPow2VectorType() || VecVT.getVectorNumElements() == 1) in PerformVQDMULHCombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp2812 if (!VT.isPow2VectorType()) in useRVVForFixedLengthVectorVT()