Searched refs:isOperationExpand (Results 1 – 11 of 11) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | PreISelIntrinsicLowering.cpp | 598 if (!TL->isOperationExpand(Op, EVT::getEVT(Ty))) in lowerIntrinsics()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | BasicTTIImpl.h | 1054 if (!TLI->isOperationExpand(ISD, LT.second)) {
1262 if (!TLI->isOperationExpand(ISD, DstLT.second))
1285 if (!TLI->isOperationExpand(ISD, DstLT.second))
1386 !TLI->isOperationExpand(ISD, LT.second)) {
|
| H A D | TargetLowering.h | 1456 bool isOperationExpand(unsigned Op, EVT VT) const { in isOperationExpand() function
3459 return MathUsed && (VT.isSimple() || !isOperationExpand(Opcode, VT)); in shouldFormOverflowOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCTargetTransformInfo.cpp | 573 if (TLI->isOperationExpand(ISD, LT1.second)) in vectorCostAdjustmentFactor()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 3535 TLI.isOperationExpand(ISD::EXTRACT_VECTOR_ELT, VectorValueType)) in ExpandNode()
4319 assert(!TLI.isOperationExpand(ISD::SELECT, VT) && in ExpandNode()
|
| H A D | TargetLowering.cpp | 6626 if ((!IsAfterLegalTypes && isOperationExpand(ISD::SDIV, VT) && in BuildSDIV()
6815 if ((!IsAfterLegalTypes && isOperationExpand(ISD::UDIV, VT) && in BuildUDIV()
|
| H A D | LegalizeVectorTypes.cpp | 4656 TLI.isOperationExpand(N->getOpcode(), VT.getScalarType())) { in WidenVectorResult()
|
| H A D | DAGCombiner.cpp | 18604 (!DAG.getTargetLoweringInfo().isOperationExpand(ISD::FPOW, VT) && in visitFPOW()
18605 DAG.getTargetLoweringInfo().isOperationExpand(ISD::FCBRT, VT))) in visitFPOW()
23769 TLI.isOperationExpand(ISD::VECTOR_SHUFFLE, VecVT)) { in visitEXTRACT_VECTOR_ELT()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 1986 if (isOperationExpand(Op, MVT::f32)) in AArch64TargetLowering()
1993 if (isOperationExpand(Op, MVT::f16)) in AArch64TargetLowering()
21218 DAG.getTargetLoweringInfo().isOperationExpand(N->getOpcode(), MVT::v1i64)) in performAddSubIntoVectorOp()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 1580 if (isOperationExpand(Op, MVT::f32)) in ARMTargetLowering()
1587 if (isOperationExpand(Op, MVT::f16)) in ARMTargetLowering()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 2624 if (isOperationExpand(Op, MVT::f32)) in X86TargetLowering()
2632 if (isOperationExpand(Op, MVT::f32)) in X86TargetLowering()
3409 return VT.isSimple() || !isOperationExpand(Opcode, VT); in shouldFormOverflowOp()
55902 TLI.isOperationExpand(ISD::FMA, VT)) { in combineFMA()
|