| /freebsd/contrib/llvm-project/clang/lib/AST/ByteCode/ |
| H A D | Integral.h | 150 bool isMin() const { return *this == min(bitWidth()); }
275 if (Signed && A.isMin())
|
| H A D | Boolean.h | 61 bool isMin() const { return isZero(); } in isMin() function
|
| H A D | FixedPoint.h | 60 bool isMin() const { in isMin() function
|
| H A D | Floating.h | 145 bool isMin() const { return getValue().isSmallest(); } in isMin() function
|
| H A D | IntegralAP.h | 166 bool isMin() const { in isMin() function
|
| H A D | Interp.h | 243 if (LHS.isSigned() && LHS.isMin() && RHS.isNegative() && RHS.isMinusOne()) { in CheckDivRem()
2138 if (Offset.isNegative() && (Offset.isMin() || -IOffset > Index))
2150 if (Offset.isNegative() && (Offset.isMin() || -IOffset > MaxOffset))
2731 if (LHS.isMin()) { in DoShift()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMInstrMVE.td | 855 multiclass MVE_VMINMAXNMV_p<string iname, bit notAbs, bit isMin,
858 def "": MVE_VMINMAXNMV<iname, VTI.Suffix, VTI.Size{0}, notAbs, isMin>;
879 multiclass MVE_VMINMAXNMV_fty<string iname, bit notAbs, bit isMin,
881 defm f32 : MVE_VMINMAXNMV_p<iname, notAbs, isMin, MVE_v4f32, intrBase,
883 defm f16 : MVE_VMINMAXNMV_p<iname, notAbs, isMin, MVE_v8f16, intrBase,
913 multiclass MVE_VMINMAXV_p<string iname, bit notAbs, bit isMin,
916 notAbs, isMin>;
933 multiclass MVE_VMINMAXV_ty<string iname, bit isMin, string intrBaseName> {
934 defm s8 : MVE_VMINMAXV_p<iname, 1, isMin, MVE_v16s8, intrBaseName>;
935 defm s16: MVE_VMINMAXV_p<iname, 1, isMin, MVE_v8s16, intrBaseName>;
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | LoopStrengthReduce.cpp | 293 constexpr bool isMin() const { in isMin() function in __anonc21373340111::Immediate
4226 if (Base.BaseOffset.isMin() && Factor == -1) in GenerateICmpZeroScales()
4243 if (Offset.isMin() && Factor == -1) in GenerateICmpZeroScales()
4281 if (F.UnfoldedOffset.isMin() && Factor == -1) in GenerateICmpZeroScales()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrFormats.td | 12752 class BaseComparisonOpReg<bit size, bit isUnsigned, bit isMin,
12757 let Inst{11} = isMin;
12764 class BaseComparisonOpImm<bit size, bit isUnsigned, bit isMin,
12770 let Inst{19} = isMin;
12777 multiclass ComparisonOp<bit isUnsigned, bit isMin, string asm,
12779 def Wrr : BaseComparisonOpReg<0b0, isUnsigned, isMin, GPR32, asm, OpNode>;
12781 def Wri : BaseComparisonOpImm<0b0, isUnsigned, isMin, GPR32,
12785 def Xrr : BaseComparisonOpReg<0b1, isUnsigned, isMin, GPR64, asm, OpNode>;
12787 def Xri : BaseComparisonOpImm<0b1, isUnsigned, isMin, GPR64,
|