Home
last modified time | relevance | path

Searched refs:isInstr (Results 1 – 14 of 14) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonMachineScheduler.cpp57 if (SU->isInstr() && QII.mayBeCurLoad(*SU->getInstr())) { in SchedulingCost()
H A DHexagonHazardRecognizer.cpp98 if (UsesLoad && SU->isInstr() && SU->getInstr()->mayLoad()) in ShouldPreferAnother()
H A DHexagonSubtarget.cpp248 if (!SU.isInstr()) in apply()
439 if (!Src->isInstr() || !Dst->isInstr()) in adjustSchedDependency()
H A DHexagonBlockRanges.h59 static bool isInstr(IndexType X) { return X.Index >= First; } in isInstr() function
H A DHexagonFrameLowering.cpp2401 if (!IndexType::isInstr(Range.start()) || in optimizeSpillSlots()
2402 !IndexType::isInstr(Range.end())) in optimizeSpillSlots()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64Subtarget.cpp486 !Def->isInstr() || !Use->isInstr() || in adjustSchedDependency()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DScheduleDAG.h378 bool isInstr() const { return isInst && Instr; } in isInstr() function
608 if (SU->isInstr()) return &SU->getInstr()->getDesc(); in getInstrDesc()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUSubtarget.cpp871 !Def->isInstr() || !Use->isInstr()) in adjustSchedDependency()
H A DGCNSchedStrategy.cpp136 if (!SU.isInstr()) in canUsePressureDiffs()
H A DSIMachineScheduler.cpp1126 assert(SuccSU->isInstr() && in colorExports()
H A DGCNHazardRecognizer.cpp2742 if (!SU->isInstr()) in ShouldPreferAnother()
/freebsd/contrib/llvm-project/llvm/utils/TableGen/GlobalISel/
H A DGIMatchTree.h
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DGICombinerEmitter.cpp
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DMachinePipeliner.cpp3174 if (SU.isInstr() && PLI->shouldIgnoreForPipelining(SU.getInstr())) in computeUnpipelineableNodes()
3201 if (!SU.isInstr()) in normalizeNonPipelinedInstructions()