/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | SIInstrInfo.h | 1043 bool isInlineConstant(const APInt &Imm) const; 1045 bool isInlineConstant(const APFloat &Imm) const; 1054 bool isInlineConstant(const MachineOperand &MO, uint8_t OperandType) const; 1056 bool isInlineConstant(const MachineOperand &MO, in isInlineConstant() function 1058 return isInlineConstant(MO, OpInfo.OperandType); in isInlineConstant() 1063 bool isInlineConstant(const MachineInstr &MI, in isInlineConstant() function 1071 return isInlineConstant(DefMO, MI.getDesc().operands()[OpIdx]); in isInlineConstant() 1076 bool isInlineConstant(const MachineInstr &MI, unsigned OpIdx) const { in isInlineConstant() function 1078 return isInlineConstant(MO, MI.getDesc().operands()[OpIdx].OperandType); in isInlineConstant() 1081 bool isInlineConstant(const MachineInstr &MI, unsigned OpIdx, in isInlineConstant() function [all …]
|
H A D | SIShrinkInstructions.cpp | 162 !TII->isInlineConstant(*Src.getParent(), Src.getOperandNo()); in isKImmOperand() 167 !TII->isInlineConstant(*Src.getParent(), Src.getOperandNo()); in isKUImmOperand() 174 return !TII->isInlineConstant(Src); in isKImmOrKUImmOperand() 179 return !TII->isInlineConstant(Src); in isKImmOrKUImmOperand() 197 if (TII->isInlineConstant(Src)) in canModifyToInlineImmOp32() 206 if (TII->isInlineConstant(APInt(32, ModifiedImm))) in canModifyToInlineImmOp32() 211 if (TII->isInlineConstant(APInt(32, ModifiedImm))) in canModifyToInlineImmOp32() 426 if (Src2.isImm() && !TII->isInlineConstant(Src2)) { in shrinkMadFma() 456 if (Src1.isImm() && !TII->isInlineConstant(Src1)) in shrinkMadFma() 458 else if (Src0.isImm() && !TII->isInlineConstant(Src0)) in shrinkMadFma()
|
H A D | SIFoldOperands.cpp | 607 !OpToFold->isReg() && !TII->isInlineConstant(*OpToFold)) { in tryAddToFoldList() 611 TII->isInlineConstant(*MI, MI->getOperand(OpNo), OpImm)) in tryAddToFoldList() 633 if (!OpToFold->isReg() && !TII->isInlineConstant(*OpToFold, OpInfo)) { in tryAddToFoldList() 638 !TII->isInlineConstant(Op, InstDesc.operands()[i])) in tryAddToFoldList() 674 if (TII->isInlineConstant(*Op, OpTy)) in getRegSeqInit() 700 if (OpToFold.isImm() && TII->isInlineConstant(OpToFold, OpTy) && in tryToFoldACImm() 721 if (DefOp.isImm() && TII->isInlineConstant(DefOp, OpTy) && in tryToFoldACImm() 741 if (!TII->isInlineConstant(*Op, OpTy) || in tryToFoldACImm() 852 TII->isInlineConstant(OpToFold, AMDGPU::OPERAND_REG_INLINE_C_INT32)) { in foldOperand() 925 TII->isInlineConstant(*Def, AMDGPU::OPERAND_REG_INLINE_C_INT32)) { in foldOperand()
|
H A D | AMDGPUISelDAGToDAG.h | 101 return Subtarget->getInstrInfo()->isInlineConstant(Imm); in isInlineImmediate() 105 return Subtarget->getInstrInfo()->isInlineConstant(Imm); in isInlineImmediate()
|
H A D | GCNVOPDUtils.cpp | 90 if (!TII.isInlineConstant(MI, VOPD::Component::SRC0)) in checkVOPDRegConstraints()
|
H A D | AMDGPURegBankCombiner.cpp | 266 if ((!MRI.hasOneNonDBGUse(K0->VReg) || TII.isInlineConstant(K0->Value)) && in matchFPMinMaxToMed3() 267 (!MRI.hasOneNonDBGUse(K1->VReg) || TII.isInlineConstant(K1->Value))) { in matchFPMinMaxToMed3()
|
H A D | SIInstrInfo.cpp | 2194 if (SrcOp.isReg() || isInlineConstant(MI, 1) || in expandPostRAPseudo() 2202 if (ST.hasPkMovB32() && Lo == Hi && isInlineConstant(Lo)) { in expandPostRAPseudo() 2255 if (Imm.isIntN(32) || isInlineConstant(Imm)) { in expandPostRAPseudo() 3467 if (Is64Bit || !isInlineConstant(Imm)) in foldImmediate() 3514 if (isInlineConstant(UseMI, *Src0, *ImmOp)) in foldImmediate() 3550 !isInlineConstant(Def->getOperand(1))) in foldImmediate() 3608 isInlineConstant(Def->getOperand(1)) && in foldImmediate() 3623 isInlineConstant(Def->getOperand(1)) && in foldImmediate() 3920 if (Src0->isImm() && !isInlineConstant(MI, Src0Idx, *Src0)) in convertToThreeAddress() 4190 bool SIInstrInfo::isInlineConstant(const APInt &Imm) const { in isInlineConstant() function in SIInstrInfo [all …]
|
H A D | AMDGPUISelDAGToDAG.cpp | 334 return TII->isInlineConstant(C->getAPIntValue()); in isInlineImmediate() 337 return TII->isInlineConstant(C->getValueAPF()); in isInlineImmediate() 1808 !TII->isInlineConstant(APInt(32, COffsetVal & 0xffffffff)) + in SelectGlobalSAddr() 1809 !TII->isInlineConstant(APInt(32, COffsetVal >> 32)); in SelectGlobalSAddr() 3395 if (TII->isInlineConstant(FloatVal)) { in SelectWMMAVISrc() 3401 if (TII->isInlineConstant(RawValue.value())) { in SelectWMMAVISrc()
|
H A D | AMDGPUInstructionSelector.cpp | 2577 if (IsSgpr && TII.isInlineConstant(Imm)) { in selectG_CONSTANT() 4055 if (TII.isInlineConstant(FPValReg->Value)) { in selectWMMAVISrc() 4067 if (TII.isInlineConstant(ICst)) { in selectWMMAVISrc() 4415 !TII.isInlineConstant(APInt(32, ConstOffset & 0xffffffff)) + in selectGlobalSAddr() 4416 !TII.isInlineConstant(APInt(32, ConstOffset >> 32)); in selectGlobalSAddr() 5710 return TII.isInlineConstant(Imm); in isInlineImmediate() 5714 return TII.isInlineConstant(Imm); in isInlineImmediate()
|
H A D | SIFixSGPRCopies.cpp | 732 TII->isInlineConstant(APInt(64, Copied.getImm(), true))) { in runOnMachineFunction()
|
H A D | SILoadStoreOptimizer.cpp | 1922 if (TII->isInlineConstant(V)) in createRegOrImm()
|
H A D | GCNHazardRecognizer.cpp | 2866 if (!TII.isInlineConstant(Op, OpInfo)) in fixVALUMaskWriteHazard()
|
H A D | SIISelLowering.cpp | 11414 (CRHS->hasOneUse() && !TII->isInlineConstant(CRHS->getAPIntValue()))) { in splitBinaryBitConstantOp() 13137 if ((!K0->hasOneUse() || TII->isInlineConstant(K0->getValueAPF())) && in performFPMed3ImmCombine() 13138 (!K1->hasOneUse() || TII->isInlineConstant(K1->getValueAPF()))) { in performFPMed3ImmCombine()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
H A D | AMDGPUAsmParser.cpp | 1774 bool isInlineConstant(const MCInst &Inst, unsigned OpIdx) const; 3561 bool AMDGPUAsmParser::isInlineConstant(const MCInst &Inst, in isInlineConstant() function in AMDGPUAsmParser 3681 return !isInlineConstant(Inst, OpIdx); in usesConstantBus() 4119 if (Inst.getOperand(Src2Idx).isImm() && isInlineConstant(Inst, Src2Idx)) { in validateMAISrc2() 4510 if (MO.isImm() && !isInlineConstant(Inst, OpIdx)) { in validateSOPLiteral() 4675 if (MO.isImm() && !isInlineConstant(Inst, OpIdx)) { in validateVOPLiteral()
|