Home
last modified time | relevance | path

Searched refs:isAGPR (Results 1 – 9 of 9) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.td80 bit isAGPR = 0, bit isHi16 = 0> : Register<n> {
88 let HWEncoding{9} = isAGPR;
115 bit isVGPR = 0, bit isAGPR = 0,
117 def _LO16 : SIReg<n#".l", regIdx, isVGPR, isAGPR>;
118 def _HI16 : SIReg<!if(ArtificialHigh, "", n#".h"), regIdx, isVGPR, isAGPR,
130 let HWEncoding{9} = isAGPR;
162 /*isAGPR=*/0, /*DwarfEncodings=*/[1, 1]>;
307 /*isVGPR=*/0, /*isAGPR=*/0, /*DwarfEncodings=*/
316 /*isVGPR=*/ 1, /*isAGPR=*/ 0, /*DwarfEncodings=*/
324 /*isVGPR=*/ 0, /*isAGPR=*/ 1, /*DwarfEncodings=*/
H A DSIRegisterInfo.h326 bool isAGPR(const MachineRegisterInfo &MRI, Register Reg) const;
328 return isVGPR(MRI, Reg) || isAGPR(MRI, Reg); in isVectorRegister()
H A DSIFoldOperands.cpp2335 if (TRI->isAGPR(*MRI, Op->getReg())) in tryFoldRegSequence()
2341 if (!TRI->isAGPR(*MRI, SubDef->getOperand(1).getReg())) in tryFoldRegSequence()
2372 if (TRI->isAGPR(*MRI, Def->getReg())) { in tryFoldRegSequence()
2412 if (TRI.isAGPR(MRI, CopySrcReg)) { in isAGPRCopy()
2430 !TRI.isAGPR(MRI, OtherCopySrcReg)) in isAGPRCopy()
2601 if (TRI->isAGPR(*MRI, DstReg)) in tryFoldLoad()
2671 if (!TRI->isAGPR(*MRI, MI.getOperand(0).getReg())) in tryOptimizeAGPRPhis()
H A DSIFixSGPRCopies.cpp823 TRI->isAGPR(*MRI, UseMI->getOperand(0).getReg())) || in processPHINode()
824 TRI->isAGPR(*MRI, Use.getReg()); in processPHINode()
907 if (!SrcReg.isVirtual() || TRI->isAGPR(*MRI, SrcReg)) { in lowerSpecialCase()
H A DSIInstrInfo.cpp2246 !RI.isAGPR(MBB.getParent()->getRegInfo(), SrcOp.getReg())) { in expandPostRAPseudo()
3588 if (RI.isAGPR(*MRI, DstReg)) { in foldImmediate()
5447 (RI.isAGPR(MRI, Dst->getReg()) != RI.isAGPR(MRI, Data->getReg()))) { in verifyInstruction()
5453 (RI.isAGPR(MRI, Data->getReg()) != RI.isAGPR(MRI, Data2->getReg()))) { in verifyInstruction()
5459 if ((Dst && RI.isAGPR(MRI, Dst->getReg())) || in verifyInstruction()
5460 (Data && RI.isAGPR(MRI, Data->getReg())) || in verifyInstruction()
5461 (Data2 && RI.isAGPR(MRI, Data2->getReg()))) { in verifyInstruction()
5538 RI.isAGPR(MRI, MI.getOperand(0).getReg()) ? in getVALUOp()
5980 bool IsAGPR = RI.isAGPR(MRI, MO.getReg()); in isLegalRegOperand()
5992 RI.isAGPR(MRI, MI.getOperand(DataIdx).getReg()) != IsAGPR) in isLegalRegOperand()
[all …]
H A DSIFrameLowering.cpp1421 TRI->isAGPR(MRI, VReg))) { in processFunctionBeforeFrameFinalized()
H A DSIInsertWaitcnts.cpp842 if (TRI->isAGPR(*MRI, Op.getReg())) in getRegInterval()
H A DGCNHazardRecognizer.cpp2104 if (!Op.isReg() || !TRI.isAGPR(MF.getRegInfo(), Op.getReg())) in checkMAIHazards908()
H A DSIRegisterInfo.cpp3717 bool SIRegisterInfo::isAGPR(const MachineRegisterInfo &MRI, in isAGPR() function in SIRegisterInfo