/freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/ARM/ |
H A D | EmulateInstructionARM.cpp | 1149 (result, carry, overflow) = AddWithCarry(SP, imm32, '0'); in EmulateADDRdSPImm() 1169 uint32_t imm32; in EmulateADDRdSPImm() local 1173 imm32 = Bits32(opcode, 7, 0) << 2; // imm32 = ZeroExtend(imm8:'00', 32) in EmulateADDRdSPImm() 1177 imm32 = ARMExpandImm(opcode); // imm32 = ARMExpandImm(imm12) in EmulateADDRdSPImm() 1182 addr_t sp_offset = imm32; in EmulateADDRdSPImm() 1363 result = imm32; in EmulateMOVRdImm() 1378 uint32_t imm32; // the immediate value to be written to Rd in EmulateMOVRdImm() local 1388 imm32 = Bits32(opcode, 7, 0); // imm32 = ZeroExtend(imm8, 32) in EmulateMOVRdImm() 1396 imm32 = ThumbExpandImm_C(opcode, APSR_C, carry); in EmulateMOVRdImm() 1411 imm32 = (imm4 << 12) | (i << 11) | (imm3 << 8) | imm8; in EmulateMOVRdImm() [all …]
|
/freebsd/contrib/llvm-project/lldb/source/Plugins/Process/Utility/ |
H A D | ARMUtils.h | 282 uint32_t imm32; // the expanded result in ARMExpandImm_C() local 286 imm32 = imm; in ARMExpandImm_C() 289 imm32 = ror(imm, 32, amt); in ARMExpandImm_C() 290 carry_out = Bit32(imm32, 31); in ARMExpandImm_C() 292 return imm32; in ARMExpandImm_C() 306 uint32_t imm32 = 0; // the expanded result in ThumbExpandImm_C() local 318 imm32 = abcdefgh; in ThumbExpandImm_C() 322 imm32 = abcdefgh << 16 | abcdefgh; in ThumbExpandImm_C() 326 imm32 = abcdefgh << 24 | abcdefgh << 8; in ThumbExpandImm_C() 330 imm32 = abcdefgh << 24 | abcdefgh << 16 | abcdefgh << 8 | abcdefgh; in ThumbExpandImm_C() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
H A D | VEInstrFormats.td | 64 // RM type has sx, sy, sz, and imm32. 65 // The effective address is generated by sz + sy + imm32. 76 bits<32> imm32; 84 let Inst{31-0} = imm32; 91 // by sz + imm32. The sy field is used by other purposes. 125 bits<32> imm32; 135 let Inst{31-0} = imm32;
|
H A D | VEInstrInfo.td | 793 def rri : RM<opc, (outs), (ins (MEMrri $sz, $sy, $imm32):$addr), !strconcat(opcStr, " $addr"), 796 def rii : RM<opc, (outs), (ins (MEMrii $sz, $sy, $imm32):$addr), !strconcat(opcStr, " $addr"), 799 def zri : RM<opc, (outs), (ins (MEMzri $sz, $sy, $imm32):$addr), !strconcat(opcStr, " $addr"), 802 def zii : RM<opc, (outs), (ins (MEMzii $sz, $sy, $imm32):$addr), !strconcat(opcStr, " $addr"), 813 def r : RRM<opc, (outs RC:$sx), (ins (MEM $sz, $imm32):$addr, RC:$sy, RC:$sd), 817 def i : RRM<opc, (outs RC:$sx), (ins (MEM $sz, $imm32):$addr, immOp:$sy, RC:$sd), 834 def "" : CF<opc, (outs), !con(cond, (ins (ADDR $sz, $imm32):$addr)), 837 def _nt : CF<opc, (outs), !con(cond, (ins (ADDR $sz, $imm32):$addr)), 840 def _t : CF<opc, (outs), !con(cond, (ins (ADDR $sz, $imm32):$addr)), 866 def "" : CF<opc, (outs), !con(cond, (ins brtarget32:$imm32)), [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/ |
H A D | BPFISelLowering.cpp | 903 int64_t imm32 = MI.getOperand(2).getImm(); in EmitInstrWithCustomInserter() local 905 if (!isInt<32>(imm32)) in EmitInstrWithCustomInserter() 906 report_fatal_error("immediate overflows 32 bits: " + Twine(imm32)); in EmitInstrWithCustomInserter() 908 .addReg(LHS).addImm(imm32).addMBB(Copy1MBB); in EmitInstrWithCustomInserter()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/ |
H A D | ARCInstrInfo.td | 91 def imm32 : ImmLeaf<i32, [{ 270 def _rrlimm : Pat<(InFrag i32:$B, imm32:$LImm), (RRLImm i32:$B, imm32:$LImm)>; 452 [(ARCbrcc bb:$T, i32:$B, i32:$C, imm32:$cc)]> 458 [(ARCbrcc bb:$T, i32:$B, immU6:$C, imm32:$cc)]>
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/Disassembler/ |
H A D | X86Disassembler.cpp | 1543 uint32_t imm32; in readImmediate() local 1565 if (consume(insn, imm32)) in readImmediate() 1567 insn->immediates[insn->numImmediatesConsumed] = imm32; in readImmediate()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
H A D | SystemZPatterns.td | 52 def : RMWI<z_anyextloadi8, operator, truncstorei8, mode, imm32, insn>;
|
H A D | SystemZOperands.td | 399 def imm32 : ImmLeaf<i32, [{}]>;
|
H A D | SystemZInstrVector.td | 973 def : Pat<(shift (i128 VR128:$x), imm32:$amt),
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/Disassembler/ |
H A D | ARMDisassembler.cpp | 2904 int imm32 = SignExtend32<25>(tmp << 1); in DecodeT2BInstruction() local 2905 if (!tryAddingSymbolicOperand(Address, Address + imm32 + 4, in DecodeT2BInstruction() 2907 Inst.addOperand(MCOperand::createImm(imm32)); in DecodeT2BInstruction() 4806 int imm32 = SignExtend32<25>(tmp << 1); in DecodeThumbBLXOffset() local 4809 (Address & ~2u) + imm32 + 4, in DecodeThumbBLXOffset() 4811 Inst.addOperand(MCOperand::createImm(imm32)); in DecodeThumbBLXOffset() 4948 int imm32 = SignExtend32<25>(tmp << 1); in DecodeThumbBLTargetOperand() local 4950 if (!tryAddingSymbolicOperand(Address, Address + imm32 + 4, in DecodeThumbBLTargetOperand() 4952 Inst.addOperand(MCOperand::createImm(imm32)); in DecodeThumbBLTargetOperand()
|
/freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/MIPS64/ |
H A D | EmulateInstructionMIPS64.cpp | 1230 const uint32_t imm32 = insn.getOperand(1).getImm() << 16; in Emulate_LUI() local 1231 int64_t imm = SignedBits(imm32, 31, 0); in Emulate_LUI()
|
/freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/MIPS/ |
H A D | EmulateInstructionMIPS.cpp | 1414 const uint32_t imm32 = insn.getOperand(1).getImm() << 16; in Emulate_LUI() local 1415 int64_t imm = SignedBits(imm32, 31, 0); in Emulate_LUI()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsInstrInfo.td | 2922 MipsAsmPseudoInst<(outs RO:$rt), (ins Od:$imm32), 2923 !strconcat(instr_asm, "\t$rt, $imm32")> ; 2933 MipsAsmPseudoInst<(outs RO:$rt), (ins Od:$imm32), 2934 !strconcat(instr_asm, "\t$rt, $imm32")> ;
|
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
H A D | LoongArchInstrInfo.td | 220 def imm32 : Operand<GRLenVT> { 2259 def PseudoLI_W : Pseudo<(outs GPR:$rd), (ins imm32:$imm), [],
|
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMInstrInfo.td | 895 /// imm32 predicate - Immediate is exactly 32. 897 def imm32 : Operand<i32>, ImmLeaf<i32, [{ return Imm == 32; }]> {
|
H A D | ARMInstrNEON.td | 5995 v2i64, v2i32, imm32>;
|