Home
last modified time | relevance | path

Searched refs:imm2 (Results 1 – 23 of 23) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchLASXInstrFormats.td89 bits<2> imm2;
94 let Inst{11-10} = imm2;
103 bits<2> imm2;
108 let Inst{11-10} = imm2;
117 bits<2> imm2;
122 let Inst{11-10} = imm2;
278 bits<2> imm2;
284 let Inst{19-18} = imm2;
H A DLoongArchLSXInstrFormats.td117 bits<2> imm2;
122 let Inst{11-10} = imm2;
131 bits<2> imm2;
136 let Inst{11-10} = imm2;
145 bits<2> imm2;
150 let Inst{11-10} = imm2;
323 bits<2> imm2;
329 let Inst{19-18} = imm2;
H A DLoongArchInstrFormats.td82 bits<2> imm2;
88 let Inst{16-15} = imm2;
H A DLoongArchLASXInstrInfo.td67 : Fmt2RI2_XXI<op, (outs LASX256:$xd), (ins LASX256:$xj, ImmOpnd:$imm2),
68 "$xd, $xj, $imm2">;
71 : Fmt2RI2_RXI<op, (outs GPR:$rd), (ins LASX256:$xj, ImmOpnd:$imm2),
72 "$rd, $xj, $imm2">;
109 (ins LASX256:$xd, GPR:$rj, ImmOpnd:$imm8, IdxOpnd:$imm2),
110 "$xd, $rj, $imm8, $imm2">;
143 : Fmt2RI2_XXI<op, (outs LASX256:$dst), (ins LASX256:$xd, LASX256:$xj, ImmOpnd:$imm2),
144 "$xd, $xj, $imm2">;
150 : Fmt2RI2_XRI<op, (outs LASX256:$dst), (ins LASX256:$xd, GPR:$rj, ImmOpnd:$imm2),
151 "$xd, $rj, $imm2">;
H A DLoongArchInstrInfo.td640 : Fmt3RI2<op, (outs GPR:$rd), (ins GPR:$rj, GPR:$rk, ImmOpnd:$imm2),
641 "$rd, $rj, $rk, $imm2">;
1346 def : Pat<(add GPR:$rk, (shl GPR:$rj, uimm2_plus1:$imm2)),
1347 (ALSL_W GPR:$rj, GPR:$rk, uimm2_plus1:$imm2)>;
1350 def : Pat<(add GPR:$rk, (shl GPR:$rj, uimm2_plus1:$imm2)),
1351 (ALSL_D GPR:$rj, GPR:$rk, uimm2_plus1:$imm2)>;
1352 def : Pat<(sext_inreg (add GPR:$rk, (shl GPR:$rj, uimm2_plus1:$imm2)), i32),
1353 (ALSL_W GPR:$rj, GPR:$rk, uimm2_plus1:$imm2)>;
1354 def : Pat<(loongarch_bstrpick (add GPR:$rk, (shl GPR:$rj, uimm2_plus1:$imm2)),
1356 (ALSL_WU GPR:$rj, GPR:$rk, uimm2_plus1:$imm2)>;
H A DLoongArchLSXInstrInfo.td229 : Fmt2RI2_VVI<op, (outs LSX128:$vd), (ins LSX128:$vj, ImmOpnd:$imm2),
230 "$vd, $vj, $imm2">;
233 : Fmt2RI2_RVI<op, (outs GPR:$rd), (ins LSX128:$vj, ImmOpnd:$imm2),
234 "$rd, $vj, $imm2">;
272 (ins LSX128:$vd, GPR:$rj, ImmOpnd:$imm8, IdxOpnd:$imm2),
273 "$vd, $rj, $imm8, $imm2">;
304 : Fmt2RI2_VRI<op, (outs LSX128:$dst), (ins LSX128:$vd, GPR:$rj, ImmOpnd:$imm2),
305 "$vd, $rj, $imm2">;
/freebsd/contrib/llvm-project/llvm/lib/Target/Xtensa/
H A DXtensaInstrInfo.td140 def EXTUI : RRR_Inst<0x00, 0x04, 0x00, (outs AR:$r), (ins AR:$t, uimm5:$imm1, imm1_16:$imm2),
141 "extui\t$r, $t, $imm1, $imm2", []> {
143 bits<4> imm2;
147 let Inst{23-20} = imm2;
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYInstrFormats.td145 (ins GPR:$rx, operand:$imm2),
146 !strconcat(op, "\t$rx, $imm2"), pattern> {
148 bits<2> imm2;
152 let Inst{1 - 0} = imm2;
H A DCSKYInstrInfo.td1072 def TRAP32 : CSKY32Inst<AddrModeNone, 0x30, (outs), (ins uimm2:$imm2), "trap32 ${imm2}", []> {
1073 bits<2> imm2;
1078 let Inst{11 - 10} = imm2;
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DSMEInstrFormats.td2091 def : InstAlias<mnemonic # "\t$ZAda[$Rv, $imm2], $Zn, $Zm",
2092 …NAME #_HtoS) MatrixOp32:$ZAda, MatrixIndexGPR32Op8_11:$Rv, uimm2s2range:$imm2, ZZ_h_mul_r:$Zn, ZZ…
2136 def : InstAlias<mnemonic # "\t$ZAda[$Rv, $imm2], $Zn, $Zm",
2137 …NAME #_HtoS) MatrixOp32:$ZAda, MatrixIndexGPR32Op8_11:$Rv, uimm2s2range:$imm2, ZZZZ_h_mul_r:$Zn, …
2723 (ins MatrixOp16:$_ZAda, MatrixIndexGPR32Op8_11:$Rv, uimm2s2range:$imm2,
2725 mnemonic, "\t$ZAda[$Rv, $imm2, " # !if(vg4, "vgx4", "vgx2") # "], $Zn, $Zm$i",
2730 bits<2> imm2;
2741 let Inst{1-0} = imm2;
2751 def : InstAlias<mnemonic # "\t$ZAda[$Rv, $imm2], $Zn, $Zm$i",
2753 uimm2s2range:$imm2, ZZ_b_mul_r:$Zn, ZPR4b8:$Zm, VectorIndexB:$i), 0>;
[all …]
H A DSVEInstrFormats.td9245 bits<2> imm2;
/freebsd/sys/i386/i386/
H A Ddb_disasm.c1162 int imm2; in db_disasm() local
1494 get_value_inc(imm2, loc, 2, false); /* segment */ in db_disasm()
1495 db_printf("$%#r,%#r", imm2, imm); in db_disasm()
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMips32r6InstrFormats.td519 bits<2> imm2;
528 let Inst{7-6} = imm2;
H A DMicroMips32r6InstrFormats.td362 bits<2> imm2;
370 let Inst{10-9} = imm2;
H A DMips32r6InstrInfo.td763 dag InOperandList = (ins GPROpnd:$rs, GPROpnd:$rt, ImmOpnd:$imm2);
764 string AsmString = !strconcat(instr_asm, "\t$rd, $rs, $rt, $imm2");
H A DMicroMips32r6InstrInfo.td555 dag InOperandList = (ins GPROpnd:$rs, GPROpnd:$rt, ImmOpnd:$imm2);
556 string AsmString = !strconcat(instr_asm, "\t$rt, $rs, $rd, $imm2");
H A DMipsFastISel.cpp232 unsigned Op0, uint64_t imm1, uint64_t imm2, in fastEmitInst_riir() argument
/freebsd/sys/amd64/amd64/
H A Ddb_disasm.c1247 int imm2; in db_disasm() local
1735 get_value_inc(imm2, loc, 2, false); /* segment */ in db_disasm()
1736 db_printf("$%#r,%#r", imm2, imm); in db_disasm()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/AsmParser/
H A DHexagonAsmParser.cpp1637 MCOperand imm2(MCOperand::createExpr(Expr)); // lower 32 in processInstruction() local
1638 Inst = makeCombineInst(Hexagon::A4_combineii, Rdd, imm, imm2); in processInstruction()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMInstrThumb2.td343 // t2addrmode_so_reg := reg + (reg << imm2)
763 let Inst{7-6} = 0b00; // imm2
849 let Inst{7-6} = 0b00; // imm2
1006 let Inst{7-6} = 0b00; // imm2
1048 let Inst{7-6} = 0b00; // imm2
1166 let Inst{7-6} = 0b00; // imm2
1969 let Inst{5-4} = addr{1-0}; // imm2
2983 let Inst{7-6} = 0b00; // imm2
3500 let Inst{7-6} = 0b00; // imm2
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/GlobalISel/
H A DCombine.td1029 (match (G_CONSTANT $mask, $imm2),
1614 (G_VSCALE $right, $imm2),
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZInstrFormats.td3361 ImmOpWithPattern imm1, ImmOpWithPattern imm2>
3362 : InstIE<opcode, (outs), (ins imm1:$I1, imm2:$I2),
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXIntrinsics.td1599 def imm2 : NVPTXInst<(outs regclass:$dst),