Home
last modified time | relevance | path

Searched refs:hasAVX512 (Results 1 – 20 of 20) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86Subtarget.h201 bool hasAVX512() const { return X86SSELevel >= AVX512; } in hasAVX512() function
233 return hasAVX512() && hasEVEX512() && in canExtendTo512DQ()
254 return hasAVX512() && hasEVEX512() && in useAVX512Regs()
H A DX86RegisterInfo.cpp132 if (!Subtarget.hasAVX512() && in getLargestLegalSuperClass()
153 if (Subtarget.hasAVX512() && in getLargestLegalSuperClass()
289 bool HasAVX512 = Subtarget.hasAVX512(); in getCalleeSavedRegs()
426 bool HasAVX512 = Subtarget.hasAVX512(); in getCallPreservedMask()
615 if (!Is64Bit || !MF.getSubtarget<X86Subtarget>().hasAVX512()) { in getReservedRegs()
663 if (ST.hasAVX512()) in getNumSupportedRegs()
H A DX86InstrPredicates.td74 def HasAVX512 : Predicate<"Subtarget->hasAVX512()">;
75 def UseAVX : Predicate<"Subtarget->hasAVX() && !Subtarget->hasAVX512()">;
76 def UseAVX2 : Predicate<"Subtarget->hasAVX2() && !Subtarget->hasAVX512()">;
77 def NoAVX512 : Predicate<"!Subtarget->hasAVX512()">;
H A DX86LegalizerInfo.cpp
H A DX86InstructionSelector.cpp
H A DX86FastISel.cpp324 bool HasAVX512 = Subtarget->hasAVX512(); in X86FastEmitLoad()
485 bool HasAVX512 = Subtarget->hasAVX512(); in X86FastEmitStore()
1359 bool HasAVX512 = Subtarget->hasAVX512(); in X86ChooseCmpOpcode()
2198 if (Subtarget->hasAVX512()) { in X86FastEmitSSESelect()
2282 Opc = Subtarget->hasAVX512() ? X86::CMOV_FR16X : X86::CMOV_FR16; break; in X86FastEmitPseudoSelect()
2284 Opc = Subtarget->hasAVX512() ? X86::CMOV_FR32X : X86::CMOV_FR32; break; in X86FastEmitPseudoSelect()
2286 Opc = Subtarget->hasAVX512() ? X86::CMOV_FR64X : X86::CMOV_FR64; break; in X86FastEmitPseudoSelect()
2397 bool HasAVX512 = Subtarget->hasAVX512(); in X86SelectIntToFP()
2489 bool HasAVX512 = Subtarget->hasAVX512(); in X86SelectFPExt()
2503 bool HasAVX512 = Subtarget->hasAVX512(); in X86SelectFPTrunc()
[all …]
H A DX86EvexToVex.cpp
H A DX86ISelLoweringCall.cpp107 if (VT.getVectorElementType() == MVT::i1 && Subtarget.hasAVX512()) { in getRegisterTypeForCallingConv()
141 if (VT.getVectorElementType() == MVT::i1 && Subtarget.hasAVX512()) { in getNumRegistersForCallingConv()
177 Subtarget.hasAVX512() && in getVectorTypeBreakdownForCallingConv()
210 if (Subtarget.hasAVX512()) { in getSetCCResultType()
288 if (Op.size() >= 64 && Subtarget.hasAVX512() && Subtarget.hasEVEX512() && in getOptimalMemOpType()
402 if (Subtarget.hasAVX512() && Subtarget.hasEVEX512()) in allowsMemoryAccess()
1739 RC = Subtarget.hasAVX512() ? &X86::FR16XRegClass : &X86::FR16RegClass; in LowerFormalArguments()
1741 RC = Subtarget.hasAVX512() ? &X86::FR32XRegClass : &X86::FR32RegClass; in LowerFormalArguments()
1743 RC = Subtarget.hasAVX512() ? &X86::FR64XRegClass : &X86::FR64RegClass; in LowerFormalArguments()
H A DX86TargetTransformInfo.cpp170 if (Vector && ST->hasAVX512()) in getNumberOfRegisters()
209 if (ST->hasAVX512() && ST->hasEVEX512() && PreferVectorWidth >= 512) in getRegisterBitWidth()
447 if (Op2Info.isUniform() && Op2Info.isConstant() && ST->hasAVX512()) in getArithmeticInstrCost()
603 if (Op2Info.isConstant() && ST->hasAVX512()) in getArithmeticInstrCost()
726 if (ST->hasAVX512() && Op2Info.isUniform()) in getArithmeticInstrCost()
983 if (ST->hasAVX512()) in getArithmeticInstrCost()
1003 if (ST->hasAVX512()) { in getArithmeticInstrCost()
1896 if (ST->hasAVX512()) in getShuffleCost()
2999 if (ST->hasAVX512()) in getCastInstrCost()
3018 if (ST->hasAVX512()) in getCastInstrCost()
[all …]
H A DX86CompressEVEX.cpp289 if (!ST.hasAVX512() && !ST.hasEGPR() && !ST.hasNDD()) in runOnMachineFunction()
H A DX86ISelLowering.cpp639 addRegisterClass(MVT::f16, Subtarget.hasAVX512() ? &X86::FR16XRegClass in X86TargetLowering()
641 addRegisterClass(MVT::f32, Subtarget.hasAVX512() ? &X86::FR32XRegClass in X86TargetLowering()
643 addRegisterClass(MVT::f64, Subtarget.hasAVX512() ? &X86::FR64XRegClass in X86TargetLowering()
1259 if (!Subtarget.hasAVX512()) in X86TargetLowering()
1385 if (Subtarget.is64Bit() && !Subtarget.hasAVX512()) { in X86TargetLowering()
1487 if (!Subtarget.hasAVX512()) in X86TargetLowering()
1695 if (!Subtarget.useSoftFloat() && Subtarget.hasAVX512()) { in X86TargetLowering()
2064 if (!Subtarget.useSoftFloat() && Subtarget.hasAVX512()) { in X86TargetLowering()
2325 addRegisterClass(MVT::v8bf16, Subtarget.hasAVX512() ? &X86::VR128XRegClass in X86TargetLowering()
2327 addRegisterClass(MVT::v16bf16, Subtarget.hasAVX512() ? &X86::VR256XRegClass in X86TargetLowering()
[all …]
H A DX86PreTileConfig.cpp384 if (ST.hasAVX512()) { in runOnMachineFunction()
H A DX86CallingConv.td159 CCIfSubtarget<"hasAVX512()",CCAssignToReg<RC.ZMM>>>,
234 CCIfSubtarget<"hasAVX512()", CCAssignToReg<RC.ZMM>>>
608 CCIfSubtarget<"hasAVX512()",
730 CCIfSubtarget<"hasAVX512()",
H A DX86FastPreTileConfig.cpp167 if (ST->hasAVX512()) { in InitializeTileConfigStackSpace()
H A DX86DomainReassignment.cpp774 if (!STI->hasAVX512() || !STI->hasBWI()) in runOnMachineFunction()
H A DX86InstrInfo.cpp4161 bool HasAVX512 = Subtarget.hasAVX512(); in CopyToFromAsymmetricReg()
4342 return STI.hasAVX512() ? X86::VMOVSSZrm in getLoadStoreOpcodeForFP16()
4346 return STI.hasAVX512() ? X86::VMOVSSZmr in getLoadStoreOpcodeForFP16()
4356 bool HasAVX512 = STI.hasAVX512(); in getLoadStoreRegOpcode()
4473 assert(STI.hasAVX512() && "Using 512-bit register requires AVX512"); in getLoadStoreRegOpcode()
8315 assert(STI.hasAVX512() && "Expected at least AVX512!"); in getBroadcastOpcode()
9266 assert(Subtarget.hasAVX512() && "Requires AVX-512"); in setExecutionDomain()
10658 if (!ST.hasAVX512()) in buildClearRegister()
H A DX86SpeculativeLoadHardening.cpp1698 assert(Subtarget->hasAVX512() && "AVX512-specific register classes!"); in hardenLoadAddr()
H A DX86ISelDAGToDAG.cpp548 return Subtarget->hasAVX512(); in useNonTemporalLoad()
4650 if (!NVT.isVector() || !Subtarget->hasAVX512() || in tryVPTERNLOG()
4861 assert(Subtarget->hasAVX512() && "Expected AVX512!"); in tryVPTESTM()
5033 if (!NVT.isVector() || !Subtarget->hasAVX512()) in tryMatchBitSelect()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/
H A DX86InstructionSelector.cpp185 return STI.hasAVX512() ? &X86::FR16XRegClass : &X86::FR16RegClass; in getRegClass()
187 return STI.hasAVX512() ? &X86::FR32XRegClass : &X86::FR32RegClass; in getRegClass()
189 return STI.hasAVX512() ? &X86::FR64XRegClass : &X86::FR64RegClass; in getRegClass()
191 return STI.hasAVX512() ? &X86::VR128XRegClass : &X86::VR128RegClass; in getRegClass()
193 return STI.hasAVX512() ? &X86::VR256XRegClass : &X86::VR256RegClass; in getRegClass()
455 bool HasAVX512 = STI.hasAVX512(); in getLoadStoreOp()
1253 bool HasAVX512 = STI.hasAVX512(); in selectExtract()
1386 bool HasAVX512 = STI.hasAVX512(); in selectInsert()
H A DX86LegalizerInfo.cpp41 bool HasAVX512 = Subtarget.hasAVX512(); in X86LegalizerInfo()
43 bool HasDQI = Subtarget.hasAVX512() && Subtarget.hasDQI(); in X86LegalizerInfo()
44 bool HasBWI = Subtarget.hasAVX512() && Subtarget.hasBWI(); in X86LegalizerInfo()