Home
last modified time | relevance | path

Searched refs:getSubRegisterClass (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DInitUndef.cpp176 TRI->getSubRegisterClass(TargetRegClass, ind)); in handleSubReg()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DGCNRewritePartialRegUses.cpp434 SubRegRC = TRI->getSubRegisterClass(RC, SubReg); in rewriteReg()
H A DSIFoldOperands.cpp152 TRI.getSubRegisterClass(RC, MO.getSubReg())) in getRegOpRC()
1061 TRI->getSubRegisterClass(RC, SubReg)) in foldOperand()
1943 if (const auto *SubRC = TRI->getSubRegisterClass(CopyInRC, AGPRRegMask)) in tryFoldPhiAGPR()
H A DSIInstrInfo.cpp4742 RI.getSubRegisterClass(RC, MO.getSubReg()); in verifyInstruction()
7793 RI.getSubRegisterClass(Src0RC, AMDGPU::sub0); in splitScalar64BitUnaryOp()
7801 RI.getSubRegisterClass(NewDestRC, AMDGPU::sub0); in splitScalar64BitUnaryOp()
7855 RI.getSubRegisterClass(Src0RC, AMDGPU::sub0); in splitScalarSMulU64()
7859 RI.getSubRegisterClass(Src1RC, AMDGPU::sub0); in splitScalarSMulU64()
7964 RI.getSubRegisterClass(Src0RC, AMDGPU::sub0); in splitScalarSMulPseudo()
7968 RI.getSubRegisterClass(Src1RC, AMDGPU::sub0); in splitScalarSMulPseudo()
8027 RI.getSubRegisterClass(Src0RC, AMDGPU::sub0); in splitScalar64BitBinaryOp()
8033 RI.getSubRegisterClass(Src1RC, AMDGPU::sub0); in splitScalar64BitBinaryOp()
8047 RI.getSubRegisterClass(NewDestRC, AMDGPU::sub0); in splitScalar64BitBinaryOp()
[all …]
H A DSIRegisterInfo.cpp3009 return getSubRegisterClass(SrcRC, MO.getSubReg()); in getRegClassForOperandReg()
H A DSIISelLowering.cpp5080 TRI->getSubRegisterClass(Src0RC, AMDGPU::sub0); in EmitInstrWithCustomInserter()
5082 TRI->getSubRegisterClass(Src1RC, AMDGPU::sub1); in EmitInstrWithCustomInserter()
5168 TRI->getSubRegisterClass(Src2RC, AMDGPU::sub0); in EmitInstrWithCustomInserter()
5307 TRI->getSubRegisterClass(Src0RC, AMDGPU::sub0); in EmitInstrWithCustomInserter()
5309 TRI->getSubRegisterClass(Src1RC, AMDGPU::sub1); in EmitInstrWithCustomInserter()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetRegisterInfo.h684 getSubRegisterClass(const TargetRegisterClass *SuperRC, in getSubRegisterClass() function