Home
last modified time | relevance | path

Searched refs:getSubRegFromChannel (Results 1 – 13 of 13) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ExpandSpecialInstrs.cpp211 unsigned SubRegIndex = R600RegisterInfo::getSubRegFromChannel(Chan); in runOnMachineFunction()
216 unsigned SubRegIndex0 = R600RegisterInfo::getSubRegFromChannel(CubeSrcSwz[Chan]); in runOnMachineFunction()
217 unsigned SubRegIndex1 = R600RegisterInfo::getSubRegFromChannel(CubeSrcSwz[3 - Chan]); in runOnMachineFunction()
226 unsigned SubRegIndex = R600RegisterInfo::getSubRegFromChannel(Chan); in runOnMachineFunction()
H A DR600RegisterInfo.h27 static unsigned getSubRegFromChannel(unsigned Channel);
H A DR600RegisterInfo.cpp24 unsigned R600RegisterInfo::getSubRegFromChannel(unsigned Channel) { in getSubRegFromChannel() function in R600RegisterInfo
H A DR600ControlFlowFinalizer.cpp279 R600RegisterInfo::getSubRegFromChannel(TRI->getHWRegChan(Reg)), in isCompatibleWithClause()
288 R600RegisterInfo::getSubRegFromChannel(TRI->getHWRegChan(Reg)), in isCompatibleWithClause()
H A DSIRegisterInfo.h77 static unsigned getSubRegFromChannel(unsigned Channel, unsigned NumRegs = 1);
H A DSIFixSGPRCopies.cpp1117 TRI->getSubRegFromChannel(i), &AMDGPU::VGPR_32RegClass); in lowerVGPR2SGPRCopies()
1123 Result.addReg(PartialDst).addImm(TRI->getSubRegFromChannel(i)); in lowerVGPR2SGPRCopies()
H A DSIShrinkInstructions.cpp642 Reg = TRI->getSubReg(Reg, TRI->getSubRegFromChannel(I)); in getSubRegForIndex()
644 Sub = TRI->getSubRegFromChannel(I + TRI->getChannelFromSubReg(Sub)); in getSubRegForIndex()
H A DAMDGPUISelDAGToDAG.cpp495 unsigned Sub = IsGCN ? SIRegisterInfo::getSubRegFromChannel(i) in SelectBuildVector()
496 : R600RegisterInfo::getSubRegFromChannel(i); in SelectBuildVector()
506 unsigned Sub = IsGCN ? SIRegisterInfo::getSubRegFromChannel(i) in SelectBuildVector()
507 : R600RegisterInfo::getSubRegFromChannel(i); in SelectBuildVector()
3332 SIRegisterInfo::getSubRegFromChannel(i), DL, MVT::i32)); in buildRegSequence32()
H A DSIRegisterInfo.cpp550 unsigned SIRegisterInfo::getSubRegFromChannel(unsigned Channel, in getSubRegFromChannel() function in SIRegisterInfo
1790 getSubRegFromChannel(RegOffset / 4, NumRegs))); in buildSpillLoadStore()
1822 ? Register(getSubReg(ValueReg, getSubRegFromChannel(Lane))) in buildSpillLoadStore()
1851 getSubRegFromChannel(RegOffset / 4, NumRegs))); in buildSpillLoadStore()
H A DSIInstrInfo.cpp781 SubIdx = RI.getSubRegFromChannel(Channel, 2); in expandSGPRCopy()
6387 .addReg(SrcReg, 0, RI.getSubRegFromChannel(i)); in readlaneVGPRToSGPR()
6396 MIB.addImm(RI.getSubRegFromChannel(i)); in readlaneVGPRToSGPR()
6633 .addReg(VScalarOp, VScalarOpUndef, TRI->getSubRegFromChannel(Idx)); in emitLoadScalarOpsFromVGPRLoop()
6638 TRI->getSubRegFromChannel(Idx + 1)); in emitLoadScalarOpsFromVGPRLoop()
6659 TRI->getSubRegFromChannel(Idx, 2)); in emitLoadScalarOpsFromVGPRLoop()
6682 Merge.addReg(Piece).addImm(TRI->getSubRegFromChannel(Channel++)); in emitLoadScalarOpsFromVGPRLoop()
H A DR600InstrInfo.cpp58 unsigned SubRegIndex = R600RegisterInfo::getSubRegFromChannel(I); in copyPhysReg()
H A DAMDGPUInstructionSelector.cpp620 unsigned SubReg = SIRegisterInfo::getSubRegFromChannel(Offset / 32, in selectG_EXTRACT()
905 unsigned SubReg = TRI.getSubRegFromChannel(Offset / 32, InsSize / 32); in selectG_INSERT()
2540 : TRI.getSubRegFromChannel(0, DstSize / 32); in selectG_TRUNC()
4959 MIB.addImm(SIRegisterInfo::getSubRegFromChannel(i)); in buildRegSequence()
H A DSIISelLowering.cpp4835 return std::pair(SIRegisterInfo::getSubRegFromChannel(Offset), 0); in computeIndirectRegAndOffset()
16245 .addImm(SIRegisterInfo::getSubRegFromChannel(CurrIdx)); in AddMemOpInit()