Home
last modified time | relevance | path

Searched refs:getSourceReg (Results 1 – 13 of 13) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCombinerHelperArtifacts.cpp36 LLT SrcTy = MRI.getType(Merge->getSourceReg(0)); in matchMergeXAndUndef()
54 B.buildAnyExt(Dst, Merge->getSourceReg(0)); in matchMergeXAndUndef()
65 LLT SrcTy = MRI.getType(Merge->getSourceReg(0)); in matchMergeXAndZero()
82 B.buildZExt(Dst, Merge->getSourceReg(0)); in matchMergeXAndZero()
H A DCombinerHelperVectorOps.cpp182 B.buildCopy(Dst, Build->getSourceReg(Index.getZExtValue())); in matchExtractVectorElementWithBuildVector()
242 LLT SrcTy = MRI.getType(Build->getSourceReg(0)); in matchExtractVectorElementWithBuildVectorTrunc()
249 B.buildTrunc(Dst, Build->getSourceReg(MaybeIndex->Value.getZExtValue())); in matchExtractVectorElementWithBuildVectorTrunc()
H A DUtils.cpp800 auto MaybeCst = ConstantFoldBinOp(Opcode, SrcVec1->getSourceReg(Idx), in ConstantFoldVectorBinop()
801 SrcVec2->getSourceReg(Idx), MRI); in ConstantFoldVectorBinop()
1013 if (auto MaybeFold = tryFoldScalar(BV->getSourceReg(SrcIdx))) { in ConstantFoldCountZeros()
1090 TryFoldScalar(BV1->getSourceReg(I), BV2->getSourceReg(I))) { in ConstantFoldICmp()
1507 if (getIConstantVRegValWithLookThrough(BV->getSourceReg(SrcIdx), MRI) || in isConstantOrConstantVector()
1508 getOpcodeDef<GImplicitDef>(BV->getSourceReg(SrcIdx), MRI)) in isConstantOrConstantVector()
1789 getIConstantVRegValWithLookThrough(BV->getSourceReg(I), MRI); in shiftAmountKnownInRange()
1938 if (!::isGuaranteedNotToBeUndefOrPoison(BV->getSourceReg(I), MRI, in isGuaranteedNotToBeUndefOrPoison()
2039 Register SrcReg = Build->getSourceReg(I); in getConstant()
2079 Register SrcReg = Build->getSourceReg(I); in getConstant()
H A DCombinerHelper.cpp447 if (MRI.getType(ConcatMI1->getSourceReg(0)) != in matchCombineShuffleConcat()
448 MRI.getType(ConcatMI2->getSourceReg(0))) in matchCombineShuffleConcat()
478 Ops.push_back(ConcatMI1->getSourceReg(Mask[i] / ConcatSrcNumElt)); in matchCombineShuffleConcat()
480 Ops.push_back(ConcatMI2->getSourceReg(Mask[i] / ConcatSrcNumElt - in matchCombineShuffleConcat()
2189 MergedValues.emplace_back(Merge.getSourceReg(I)); in matchCombineMergeUnmerge()
2199 MatchInfo = Unmerge->getSourceReg(); in matchCombineMergeUnmerge()
2216 Register SrcReg = peekThroughBitcast(Unmerge.getSourceReg(), MRI); in matchCombineUnmergeMergeToPlainValues()
2223 LLT SrcMergeTy = MRI.getType(SrcInstr->getSourceReg(0)); in matchCombineUnmergeMergeToPlainValues()
2231 Operands.push_back(SrcInstr->getSourceReg(Idx)); in matchCombineUnmergeMergeToPlainValues()
3459 auto SrcMI = MRI.getVRegDef(BuildMI->getSourceReg(I)); in matchUseVectorTruncate()
[all …]
H A DCombinerHelperCasts.cpp326 B.buildInstr(Cast->getOpcode(), {ElemTy}, {BV->getSourceReg(I)}); in matchCastOfBuildVector()
H A DGISelValueTracking.cpp1571 Register Src = Merge.getSourceReg(Idx); in computeKnownFPClass()
H A DLegalizerHelper.cpp3868 MIRBuilder.buildBitcast(SrcScalTy, ConcatMI->getSourceReg(i)) in bitcastConcatVector()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DLegalizationArtifactCombiner.h286 const Register MergeSrcReg = SrcMerge->getSourceReg(0); in tryCombineTrunc()
329 SrcRegs[i] = SrcMerge->getSourceReg(i); in tryCombineTrunc()
628 Register Src1Reg = Concat.getSourceReg(0); in findValueFromConcat()
660 Register Src1Reg = BV.getSourceReg(0); in findValueFromBuildVector()
947 MI.getSourceReg(i), EltSize, EltUnmergeIdx); in isSequenceFromUnmerge()
954 MRI.getVRegDef(MI.getSourceReg(i))->getOpcode() != in isSequenceFromUnmerge()
965 Register Elt0 = MI.getSourceReg(0); in tryCombineMergeLike()
978 Register UnmergeSrc = Unmerge->getSourceReg(); in tryCombineMergeLike()
1018 auto NewUnmerge = MIB.buildUnmerge(DstTy, Unmerge->getSourceReg()); in tryCombineMergeLike()
1042 auto *UnmergeI = findUnmergeThatDefinesReg(MI.getSourceReg(i), in tryCombineMergeLike()
[all …]
H A DGenericMachineInstrs.h257 Register getSourceReg() const { return getOperand(getNumDefs()).getReg(); } in getSourceReg() function
272 Register getSourceReg(unsigned I) const { return getReg(I + 1); } in getSourceReg() function
849 Register getSourceReg() const { return getOperand(1).getReg(); } in getSourceReg() function
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64PostLegalizerCombiner.cpp261 LLT SrcTy = MRI.getType(Merge.getSourceReg(0)); in matchFoldMergeToZext()
264 return mi_match(Merge.getSourceReg(1), MRI, m_SpecificICst(0)); in matchFoldMergeToZext()
364 getIConstantVRegValWithLookThrough(BV1->getSourceReg(I), MRI); in matchOrToBSP()
366 getIConstantVRegValWithLookThrough(BV2->getSourceReg(I), MRI); in matchOrToBSP()
H A DAArch64PostLegalizerLowering.cpp1050 getAnyConstantVRegValWithLookThrough(GBuildVec->getSourceReg(I), MRI); in matchLowerBuildToInsertVecElt()
1066 Register SrcReg = GBuildVec->getSourceReg(I); in applyLowerBuildToInsertVecElt()
1131 MachineInstr *Ext = getOpcodeDef(AArch64::G_EXT, Unmerge.getSourceReg(), MRI); in matchUnmergeExtToUnmerge()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/GISel/
H A DX86LegalizerInfo.cpp692 Register Source = BuildVector.getSourceReg(i); in legalizeBuildVector()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructionSelector.cpp5003 MachineInstr *ElF32 = MRI->getVRegDef(BV->getSourceReg(0)); in selectWMMAModsF32NegAbs()
5008 ElF32 = MRI->getVRegDef(BV->getSourceReg(i)); in selectWMMAModsF32NegAbs()
5034 if (!mi_match(CV->getSourceReg(i), *MRI, m_GFNeg(m_Reg(FNegSrc)))) in selectWMMAModsF16Neg()
5059 MachineInstr *ElV2F16 = MRI->getVRegDef(CV->getSourceReg(0)); in selectWMMAModsF16NegAbs()
5066 ElV2F16 = MRI->getVRegDef(CV->getSourceReg(i)); in selectWMMAModsF16NegAbs()