Home
last modified time | relevance | path

Searched refs:getSGPRClassForBitWidth (Results 1 – 5 of 5) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.h223 static const TargetRegisterClass *getSGPRClassForBitWidth(unsigned BitWidth);
H A DSIRegisterInfo.cpp3559 SIRegisterInfo::getSGPRClassForBitWidth(unsigned BitWidth) { in getSGPRClassForBitWidth() function in SIRegisterInfo
3623 const TargetRegisterClass *SRC = getSGPRClassForBitWidth(Size); in getEquivalentSGPRClass()
3870 return getSGPRClassForBitWidth(std::max(32u, Size)); in getRegClassForSizeOnBank()
H A DAMDGPULegalizerInfo.cpp154 if (SIRegisterInfo::getSGPRClassForBitWidth(NewNumElts * EltSize)) in moreElementsToNextExistingRegClass()
271 !SIRegisterInfo::getSGPRClassForBitWidth(Ty.getSizeInBits()); in isIllegalRegisterType()
1804 !!SIRegisterInfo::getSGPRClassForBitWidth(VecTy.getSizeInBits()); in AMDGPULegalizerInfo()
H A DAMDGPUISelDAGToDAG.cpp677 SIRegisterInfo::getSGPRClassForBitWidth(NumVectorElts * 32)->getID(); in Select()
H A DSIISelLowering.cpp2662 TRI.getSGPRClassForBitWidth(NumAllocSGPRs * 32); in allocatePreloadKernArgSGPRs()
16436 RC = SIRegisterInfo::getSGPRClassForBitWidth(BitWidth); in getRegForInlineAsmConstraint()
16505 RC = TRI->getSGPRClassForBitWidth(Width); in getRegForInlineAsmConstraint()