Home
last modified time | relevance | path

Searched refs:getRegState (Results 1 – 11 of 11) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZPostRewrite.cpp117 .addReg(MBBI->getOperand(1).getReg(), getRegState(MBBI->getOperand(1))); in selectSELRMux()
124 .addReg(MBBI->getOperand(2).getReg(), getRegState(MBBI->getOperand(2))); in selectSELRMux()
194 .addReg(MI.getOperand(2).getReg(), getRegState(MI.getOperand(2))); in expandCondMove()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonSplitDouble.cpp636 unsigned RSA = getRegState(AdrOp); in splitMemRef()
740 .addReg(Op1.getReg(), getRegState(Op1), Op1.getSubReg()); in splitCombine()
748 .addReg(Op2.getReg(), getRegState(Op2), Op2.getSubReg()); in splitCombine()
763 unsigned RS = getRegState(Op1); in splitExt()
797 unsigned RS = getRegState(Op1); in splitShift()
917 unsigned RS1 = getRegState(Op1); in splitAslOr()
918 unsigned RS2 = getRegState(Op2); in splitAslOr()
H A DHexagonExpandCondsets.cpp660 unsigned PredState = getRegState(PredOp) & ~RegState::Kill; in genCondTfrFor()
664 unsigned SrcState = getRegState(SrcOp); in genCondTfrFor()
718 unsigned S = getRegState(ST); in split()
908 MB.addReg(DefOp.getReg(), getRegState(DefOp), DefOp.getSubReg()); in predicateAt()
H A DHexagonInstrInfo.cpp1180 .addReg(BaseOp.getReg(), getRegState(BaseOp)) in expandPostRAPseudo()
1197 .addReg(BaseOp.getReg(), getRegState(BaseOp) & ~RegState::Kill) in expandPostRAPseudo()
1202 .addReg(BaseOp.getReg(), getRegState(BaseOp)) in expandPostRAPseudo()
1218 .addReg(BaseOp.getReg(), getRegState(BaseOp)) in expandPostRAPseudo()
1220 .addReg(SrcOp.getReg(), getRegState(SrcOp)) in expandPostRAPseudo()
1235 .addReg(BaseOp.getReg(), getRegState(BaseOp) & ~RegState::Kill) in expandPostRAPseudo()
1240 .addReg(BaseOp.getReg(), getRegState(BaseOp)) in expandPostRAPseudo()
1373 unsigned PState = getRegState(Op1); in expandPostRAPseudo()
1406 unsigned PState = getRegState(Op1); in expandPostRAPseudo()
H A DHexagonConstPropagation.cpp2997 .addReg(R1.Reg, getRegState(Acc), R1.SubReg); in rewriteHexConstUses()
3027 .addReg(Src1.getReg(), getRegState(Src1), Src1.getSubReg()) in rewriteHexConstUses()
3028 .addReg(OpR2.getReg(), getRegState(OpR2), OpR2.getSubReg()) in rewriteHexConstUses()
3063 .addReg(SR.Reg, getRegState(SO), SR.SubReg); in rewriteHexConstUses()
3095 .addReg(SR.Reg, getRegState(SO), SR.SubReg); in rewriteHexConstUses()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DUnreachableBlockElim.cpp189 .addReg(InputReg, getRegState(Input), InputSub); in runOnMachineFunction()
H A DMachinePipeliner.cpp460 .addReg(RegOp.getReg(), getRegState(RegOp), in preprocessPhiNodes()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DMachineInstrBuilder.h575 inline unsigned getRegState(const MachineOperand &RegOp) { in getRegState() function
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64MIPeepholeOpt.cpp604 .addUse(SrcReg, getRegState(SrcMI->getOperand(1))) in visitINSviGPR()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMConstantIslandPass.cpp2048 getRegState(Cmp.MI->getOperand(0))) in optimizeThumb2Branches()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrInfo.cpp6176 unsigned MaskState = getRegState(MIB->getOperand(1)); in expandPostRAPseudo()