Home
last modified time | relevance | path

Searched refs:getRegClassInfo (Results 1 – 6 of 6) sorted by relevance

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetRegisterInfo.h297 return TypeSize::getFixed(getRegClassInfo(RC).RegSize); in getRegSizeInBits()
303 return getRegClassInfo(RC).SpillSize / 8; in getSpillSize()
309 return Align(getRegClassInfo(RC).SpillAlignment / 8); in getSpillAlign()
336 return &RCVTLists[getRegClassInfo(RC).VTListOffset]; in legalclasstypes_begin()
847 const RegClassInfo &getRegClassInfo(const TargetRegisterClass &RC) const { in getRegClassInfo() function
H A DVLIWMachineScheduler.h80 RegisterClassInfo *getRegClassInfo() { return RegClassInfo; } in getRegClassInfo() function
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DRegAllocPriorityAdvisor.cpp215 RegClassInfo(RA.getRegClassInfo()), Indexes(Indexes), in RegAllocPriorityAdvisor()
H A DRegAllocEvictionAdvisor.cpp186 RegClassInfo(RA.getRegClassInfo()), RegCosts(TRI->getRegisterCosts(MF)), in RegAllocEvictionAdvisor()
H A DRegAllocGreedy.h146 const RegisterClassInfo &getRegClassInfo() const { return RegClassInfo; } in getRegClassInfo() function
H A DVLIWMachineScheduler.cpp296 unsigned Limit = DAG->getRegClassInfo()->getRegPressureSetLimit(i); in initialize()