Home
last modified time | relevance | path

Searched refs:getRegClassForOperandReg (Results 1 – 5 of 5) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.h292 getRegClassForOperandReg(const MachineRegisterInfo &MRI, in isVectorRegister()
H A DSIFixSGPRCopies.cpp314 TRI->getRegClassForOperandReg(MRI, MI.getOperand(I)); in foldVGPRCopyIntoRegSequence()
1064 TRI->getRegClassForOperandReg(*MRI, MI->getOperand(1)); in lowerVGPR2SGPRCopies()
H A DSIWholeQuadMode.cpp1455 TRI->getRegClassForOperandReg(*MRI, MI->getOperand(0)); in lowerCopyInstrs()
1499 : TII->getMovOpcode(TRI->getRegClassForOperandReg( in lowerCopyInstrs()
H A DAMDGPUIGroupLP.cpp1977 TRI.getRegSizeInBits(*TRI.getRegClassForOperandReg(MRI, Op)); in apply()
1983 if (NumBits + TRI.getRegSizeInBits(*TRI.getRegClassForOperandReg( in apply()
H A DSIRegisterInfo.cpp3006 SIRegisterInfo::getRegClassForOperandReg(const MachineRegisterInfo &MRI, in getRegClassForOperandReg() function in SIRegisterInfo