| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | AllocationOrder.cpp | 37 TRI->getRegAllocationHints(VirtReg, Order, Hints, MF, &VRM, Matrix); in create()
|
| H A D | TargetRegisterInfo.cpp | 465 bool TargetRegisterInfo::getRegAllocationHints( in getRegAllocationHints() function in TargetRegisterInfo
471 MRI.getRegAllocationHints(VirtReg); in getRegAllocationHints()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86RegisterInfo.h | 174 bool getRegAllocationHints(Register VirtReg, ArrayRef<MCPhysReg> Order,
|
| H A D | X86RegisterInfo.cpp | 1152 bool X86RegisterInfo::getRegAllocationHints(Register VirtReg, in getRegAllocationHints() function in X86RegisterInfo
1160 bool BaseImplRetVal = TargetRegisterInfo::getRegAllocationHints( in getRegAllocationHints()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZRegisterInfo.h | 149 bool getRegAllocationHints(Register VirtReg, ArrayRef<MCPhysReg> Order,
|
| H A D | SystemZRegisterInfo.cpp | 73 bool SystemZRegisterInfo::getRegAllocationHints( in getRegAllocationHints() function in SystemZRegisterInfo
81 bool BaseImplRetVal = TargetRegisterInfo::getRegAllocationHints( in getRegAllocationHints()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVRegisterInfo.h | 142 bool getRegAllocationHints(Register VirtReg, ArrayRef<MCPhysReg> Order,
|
| H A D | RISCVRegisterInfo.cpp | 904 bool RISCVRegisterInfo::getRegAllocationHints( in getRegAllocationHints() function in RISCVRegisterInfo
911 bool BaseImplRetVal = TargetRegisterInfo::getRegAllocationHints( in getRegAllocationHints()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseRegisterInfo.h | 106 bool getRegAllocationHints(Register VirtReg, ArrayRef<MCPhysReg> Order,
|
| H A D | ARMBaseRegisterInfo.cpp | 365 bool ARMBaseRegisterInfo::getRegAllocationHints( in getRegAllocationHints() function in ARMBaseRegisterInfo
381 TargetRegisterInfo::getRegAllocationHints(VirtReg, Order, Hints, MF, VRM); in getRegAllocationHints()
386 return TargetRegisterInfo::getRegAllocationHints(VirtReg, Order, Hints, MF, VRM); in getRegAllocationHints()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64RegisterInfo.cpp | 1134 bool AArch64RegisterInfo::getRegAllocationHints( in getRegAllocationHints() function in AArch64RegisterInfo
1141 return TargetRegisterInfo::getRegAllocationHints(VirtReg, Order, Hints, MF, in getRegAllocationHints()
1269 return TargetRegisterInfo::getRegAllocationHints(VirtReg, Order, Hints, in getRegAllocationHints()
1277 return TargetRegisterInfo::getRegAllocationHints(VirtReg, Order, Hints, in getRegAllocationHints()
1304 return TargetRegisterInfo::getRegAllocationHints(VirtReg, Order, Hints, MF, in getRegAllocationHints()
|
| H A D | AArch64RegisterInfo.h | 139 bool getRegAllocationHints(Register VirtReg, ArrayRef<MCPhysReg> Order,
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCRegisterInfo.h | 113 bool getRegAllocationHints(Register VirtReg, ArrayRef<MCPhysReg> Order,
|
| H A D | PPCRegisterInfo.cpp | 555 bool PPCRegisterInfo::getRegAllocationHints(Register VirtReg, in getRegAllocationHints() function in PPCRegisterInfo
570 bool BaseImplRetVal = TargetRegisterInfo::getRegAllocationHints( in getRegAllocationHints()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.h | 359 bool getRegAllocationHints(Register VirtReg, ArrayRef<MCPhysReg> Order,
|
| H A D | SIRegisterInfo.cpp | 3787 bool SIRegisterInfo::getRegAllocationHints(Register VirtReg, in getRegAllocationHints() function in SIRegisterInfo
3849 return TargetRegisterInfo::getRegAllocationHints(VirtReg, Order, Hints, MF, in getRegAllocationHints()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetRegisterInfo.h | 978 getRegAllocationHints(Register VirtReg, ArrayRef<MCPhysReg> Order,
|
| H A D | MachineRegisterInfo.h | 854 getRegAllocationHints(Register VReg) const { in getRegAllocationHints() function
|