Home
last modified time | relevance | path

Searched refs:getInstruction (Results 1 – 25 of 96) sorted by relevance

1234

/freebsd/contrib/llvm-project/llvm/lib/MCA/Stages/
H A DInOrderIssueStage.cpp64 const Instruction &Inst = *IR.getInstruction(); in isAvailable()
80 if (RM.checkAvailability(IR.getInstruction()->getDesc())) { in hasResourceHazard()
89 unsigned FirstWBCycle = IR.getInstruction()->getLatency(); in findFirstWriteBackCycle()
90 for (const WriteState &WS : IR.getInstruction()->getDefs()) { in findFirstWriteBackCycle()
106 for (const ReadState &RS : IR.getInstruction()->getUses()) { in checkRegisterHazard()
129 if (IR.getInstruction()->isMemOp() && !LSU.isReady(IR)) { in canExecute()
142 if (!IR.getInstruction()->getRetireOOO()) { in canExecute()
199 Instruction &IS = *IR.getInstruction(); in execute()
213 Instruction &IS = *IR.getInstruction(); in tryIssue()
218 LLVM_DEBUG(dbgs() << "[N] Stalled #" << SI.getInstruction() << " for " in tryIssue()
[all …]
H A DExecuteStage.cpp59 Instruction &IS = *IR.getInstruction(); in issueInstruction()
162 const Instruction &Inst = *IR.getInstruction(); in verifyInstructionEliminated()
180 IR.getInstruction()->forceExecuted(); in handleInstructionEliminated()
194 if (IR.getInstruction()->isEliminated()) in execute()
202 const Instruction &Inst = *IR.getInstruction(); in execute()
273 uint64_t UsedBuffers = IR.getInstruction()->getDesc().UsedBuffers; in notifyReservedOrReleasedBuffers()
H A DDispatchStage.cpp47 for (const WriteState &RegDef : IR.getInstruction()->getDefs()) in checkPRF()
62 const unsigned NumMicroOps = IR.getInstruction()->getNumMicroOps(); in checkRCU()
79 Instruction &IS = *IR.getInstruction(); in dispatch()
158 const Instruction &Inst = *IR.getInstruction(); in isAvailable()
H A DRetireStage.cpp50 Instruction &IS = *IR.getInstruction(); in execute()
63 const Instruction &Inst = *IR.getInstruction(); in notifyInstructionRetired()
/freebsd/contrib/llvm-project/llvm/lib/MCA/HardwareUnits/
H A DScheduler.cpp42 Resources->canBeDispatched(IR.getInstruction()->getUsedBuffers()); in isAvailable()
73 Instruction *IS = IR.getInstruction(); in issueInstructionImpl()
105 const Instruction &Inst = *IR.getInstruction(); in issueInstruction()
130 Instruction &IS = *IR.getInstruction(); in promoteToReadySet()
167 Instruction &IS = *IR.getInstruction(); in promoteToPendingSet()
199 Instruction &IS = *IR.getInstruction(); in select()
225 Instruction &IS = *IR.getInstruction(); in updateIssuedSet()
253 const Instruction &IS = *IR.getInstruction(); in analyzeDataDependencies()
275 IR.getInstruction()->cycleEvent(); in cycleEvent()
279 IR.getInstruction()->cycleEvent(); in cycleEvent()
[all …]
H A DRetireControlUnit.cpp44 const Instruction &Inst = *IR.getInstruction(); in dispatch()
61 const Instruction *Inst = Current.IR.getInstruction(); in getCurrentToken()
79 Current.IR.getInstruction()->retire(); in consumeCurrentToken()
90 assert(Queue[TokenID].IR.getInstruction() && "Instruction was not dispatched!"); in onInstructionExecuted()
H A DLSUnit.cpp70 const Instruction &IS = *IR.getInstruction(); in dispatch()
195 const Instruction &IS = *IR.getInstruction(); in isAvailable()
204 const Instruction &IS = *IR.getInstruction(); in onInstructionRetired()
223 const Instruction &IS = *IR.getInstruction(); in onInstructionExecuted()
/freebsd/contrib/llvm-project/llvm/include/llvm/MCA/HardwareUnits/
H A DLSUnit.h330 unsigned Cycles = IR.getInstruction()->getCyclesLeft(); in onGroupIssued()
348 const Instruction &IS = *IR.getInstruction(); in onInstructionIssued()
351 *CriticalMemoryInstruction.getInstruction(); in onInstructionIssued()
425 unsigned GroupID = IR.getInstruction()->getLSUTokenID(); in isReady()
431 unsigned GroupID = IR.getInstruction()->getLSUTokenID(); in isPending()
437 unsigned GroupID = IR.getInstruction()->getLSUTokenID(); in isWaiting()
443 unsigned GroupID = IR.getInstruction()->getLSUTokenID(); in hasDependentUsers()
469 unsigned GroupID = IR.getInstruction()->getLSUTokenID(); in onInstructionIssued()
/freebsd/contrib/llvm-project/llvm/lib/Transforms/Vectorize/SandboxVectorizer/
H A DScheduler.cpp18 if (N->getInstruction()->comesBefore(TopN->getInstruction())) in getTop()
27 if (BotN->getInstruction()->comesBefore(N->getInstruction())) in getBot()
35 auto *I = N->getInstruction(); in cluster()
76 ScheduleTopItOpt = Bndl.getTop()->getInstruction()->getIterator(); in scheduleAndUpdateReadyList()
151 auto *SingletonSB = createBundle({ReadyN->getInstruction()}); in tryScheduleUntil()
H A DDependencyGraph.cpp97 OS.indent(Indent) << "<-" << *Pred->getInstruction() << "\n"; in print()
231 Instruction *DstI = DstN.getInstruction(); in scanAndAddDeps()
235 Instruction *SrcI = SrcN.getInstruction(); in scanAndAddDeps()
350 auto *I = N->getInstruction(); in getMemDGNodeBefore()
365 auto *I = N->getInstruction(); in getMemDGNodeAfter()
653 return N1->getInstruction()->comesBefore(N2->getInstruction()); in print()
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DX86InstrMappingEmitter.cpp220 NewInst = &Target.getInstruction(NewRec); in emitCompressEVEXTable()
223 NewInst = &Target.getInstruction(NewRec); in emitCompressEVEXTable()
297 Table.emplace_back(Inst, &Target.getInstruction(NewRec)); in emitNFTransformTable()
324 auto &NewInst = Target.getInstruction(NewRec); in emitND2NonNDTable()
334 const auto &NewInst = Target.getInstruction(NewRec); in emitND2NonNDTable()
358 const auto &NewInst = Target.getInstruction(NewRec); in emitSSE2AVXTable()
367 auto &AVXInst = Target.getInstruction(AVXRec); in emitSSE2AVXTable()
H A DGlobalISelEmitter.cpp297 CodeGenInstruction &InstInfo = Target.getInstruction(Dst.getOperator()); in getInstResultType()
542 return &Target.getInstruction(Equiv.getValueAsDef("IfFloatingPoint")); in getEquivNode()
547 return &Target.getInstruction(Equiv.getValueAsDef("IfConvergent")); in getEquivNode()
554 return &Target.getInstruction(Equiv.getValueAsDef("IfSignExtend")); in getEquivNode()
558 return &Target.getInstruction(Equiv.getValueAsDef("IfZeroExtend")); in getEquivNode()
561 return &Target.getInstruction(Equiv.getValueAsDef("I")); in getEquivNode()
759 &Target.getInstruction(RK.getDef("G_CONSTANT"))); in createAndImportSelDAGMatcher()
1192 Target.getInstruction(RK.getDef("G_BUILD_VECTOR")); in importChildMatcher()
1194 Target.getInstruction(RK.getDef("G_BUILD_VECTOR_TRUNC")); in importChildMatcher()
1336 &Target.getInstruction(RK.getDef("IMPLICIT_DEF"))); in importLeafNodeRenderer()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DAbstractCallSite.h114 CallBase *getInstruction() const { return CB; } in getInstruction() function
207 unsigned(CalleeArgIdx) < getInstruction()->getNumOperands()); in getCalleeUseForCallback()
208 return getInstruction()->getOperandUse(CalleeArgIdx); in getCalleeUseForCallback()
/freebsd/contrib/llvm-project/llvm/tools/llvm-mca/Views/
H A DSchedulerStatistics.cpp46 const Instruction &Inst = *Event.IR.getInstruction(); in onEvent()
49 const Instruction &Inst = *Event.IR.getInstruction(); in onEvent()
62 const Instruction &Inst = *Event.IR.getInstruction(); in onEvent()
/freebsd/contrib/llvm-project/llvm/include/llvm/MCA/Stages/
H A DInOrderIssueStage.h45 const InstRef &getInstruction() const { return IR; } in getInstruction() function
46 InstRef &getInstruction() { return IR; } in getInstruction() function
H A DMicroOpQueueStage.h57 IR.getInstruction()->getDesc().NumMicroOps); in getNormalizedOpcodes()
/freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/
H A DCodeGenTarget.h164 CodeGenInstruction &getInstruction(const Record *InstRec) const { in getInstruction() function
207 return getInstruction(R).EnumVal; in getInstrIntValue()
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/Disassembler/
H A DLoongArchDisassembler.cpp37 DecodeStatus getInstruction(MCInst &Instr, uint64_t &Size,
160 DecodeStatus LoongArchDisassembler::getInstruction(MCInst &MI, uint64_t &Size, in getInstruction() function in LoongArchDisassembler
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCA/
H A DAMDGPUCustomBehaviour.cpp71 const Instruction &Inst = *IR.getInstruction(); in checkCustomHazard()
128 const Instruction &PrevInst = *PrevIR.getInstruction(); in handleWaitCnt()
181 const Instruction &Inst = *IR.getInstruction(); in computeWaitCnt()
/freebsd/contrib/llvm-project/llvm/lib/Target/Lanai/Disassembler/
H A DLanaiDisassembler.h28 getInstruction(MCInst &Instr, uint64_t &Size, ArrayRef<uint8_t> Bytes,
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/Disassembler/
H A DAArch64Disassembler.h31 getInstruction(MCInst &Instr, uint64_t &Size, ArrayRef<uint8_t> Bytes,
/freebsd/contrib/llvm-project/llvm/lib/Target/BPF/Disassembler/
H A DBPFDisassembler.cpp69 DecodeStatus getInstruction(MCInst &Instr, uint64_t &Size,
166 DecodeStatus BPFDisassembler::getInstruction(MCInst &Instr, uint64_t &Size, in getInstruction() function in BPFDisassembler
/freebsd/contrib/llvm-project/llvm/include/llvm/Transforms/Vectorize/SandboxVectorizer/
H A DScheduler.h37 auto *I1 = N1->getInstruction(); in operator()
38 auto *I2 = N2->getInstruction(); in operator()
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/Disassembler/
H A DM68kDisassembler.cpp145 DecodeStatus getInstruction(MCInst &Instr, uint64_t &Size,
150 DecodeStatus M68kDisassembler::getInstruction(MCInst &Instr, uint64_t &Size, in getInstruction() function in M68kDisassembler
/freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/GlobalISel/
H A DPatternParser.cpp104 return CGT.getInstruction(RK.getDef(Opc)); in getInstrForIntrinsic()
115 auto &Instr = CGT.getInstruction(IP->getOperatorAsDef(DiagLoc)); in parseInstructionPattern()
175 Result->addOpcode(&CGT.getInstruction(OpcodeDef)); in parseWipMatchOpcodeMatcher()

1234