| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchISelLowering.cpp | 577 return DAG.getNode(ISD::OR, DL, VT, Neg, DAG.getFreeze(FalseV)); in combineSelectToBinOp()
583 return DAG.getNode(ISD::OR, DL, VT, Neg, DAG.getFreeze(TrueV)); in combineSelectToBinOp()
590 return DAG.getNode(ISD::AND, DL, VT, Neg, DAG.getFreeze(FalseV)); in combineSelectToBinOp()
595 return DAG.getNode(ISD::AND, DL, VT, Neg, DAG.getFreeze(TrueV)); in combineSelectToBinOp()
620 DAG.getFreeze(FalseV)); in combineSelectToBinOp()
626 DAG.getFreeze(TrueV), FalseV); in combineSelectToBinOp()
1324 AnyExt ? DAG.getFreeze(InputV) : DAG.getConstant(0, DL, InputVT); in lowerVECTOR_SHUFFLEAsZeroOrAnyExtend()
2578 : (NumFreezeUndef ? DAG.getFreeze(DAG.getUNDEF(ResVT)) in lowerCONCAT_VECTORS()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 3380 TLO.DAG.getFreeze(N0.getOperand(0)))); in SimplifyDemandedVectorElts()
9655 Op = DAG.getFreeze(Op); in expandABS()
9664 Op = DAG.getFreeze(Op); in expandABS()
9673 Op = DAG.getFreeze(Op); in expandABS()
9686 Op = DAG.getFreeze(Op); in expandABS()
9703 SDValue LHS = DAG.getFreeze(N->getOperand(0)); in expandABD()
9704 SDValue RHS = DAG.getFreeze(N->getOperand(1)); in expandABD()
9847 LHS = DAG.getFreeze(LHS); in expandAVG()
9848 RHS = DAG.getFreeze(RHS); in expandAVG()
10747 Op0 = DAG.getFreeze(Op0); in expandIntMINMAX()
[all …]
|
| H A D | DAGCombiner.cpp | 2497 SDValue F0 = DAG.getFreeze(N0); in foldSelectWithIdentityConstant()
2505 SDValue F0 = DAG.getFreeze(N0); in foldSelectWithIdentityConstant()
5324 SDValue F0 = DAG.getFreeze(N0); in visitREM()
12047 return matcher.getNode(ISD::OR, DL, VT, Cond, DAG.getFreeze(F)); in foldBoolSelectToLogic()
12052 return matcher.getNode(ISD::AND, DL, VT, Cond, DAG.getFreeze(T)); in foldBoolSelectToLogic()
12058 return matcher.getNode(ISD::OR, DL, VT, NotCond, DAG.getFreeze(T)); in foldBoolSelectToLogic()
12065 return matcher.getNode(ISD::AND, DL, VT, NotCond, DAG.getFreeze(F)); in foldBoolSelectToLogic()
12099 return DAG.getNode(ISD::AND, DL, VT, Sra, DAG.getFreeze(N1)); in foldVSelectToSignBitSplatMask()
12107 return DAG.getNode(ISD::OR, DL, VT, Sra, DAG.getFreeze(N2)); in foldVSelectToSignBitSplatMask()
12119 return DAG.getNode(ISD::AND, DL, VT, Not, DAG.getFreeze(N2)); in foldVSelectToSignBitSplatMask()
[all …]
|
| H A D | SelectionDAG.cpp | 2458 SDValue SelectionDAG::getFreeze(SDValue V) { in getFreeze() function in SelectionDAG
10743 SDValue F1 = getFreeze(N1); in getNode()
10744 SDValue F2 = getFreeze(N2); in getNode()
|
| H A D | LegalizeFloatTypes.cpp | 2950 DAG.getFreeze(Cast)); in PromoteFloatRes_FREEZE()
|
| H A D | LegalizeDAG.cpp | 1517 Idx = DAG.getFreeze(Idx); in ExpandInsertToVectorThroughStack()
|
| H A D | LegalizeIntegerTypes.cpp | 4829 ShAmt = DAG.getFreeze(ShAmt); in ExpandIntRes_ShiftThroughStack()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 3261 Src = DAG.getFreeze(Src); in lowerVectorFTRUNC_FCEIL_FFLOOR_FROUND()
3374 Src = DAG.getFreeze(Src); in lowerVectorStrictFTRUNC_FCEIL_FFLOOR_FROUND()
8161 SDValue LHS = DAG.getFreeze(Op->getOperand(0)); in LowerOperation()
8162 SDValue RHS = DAG.getFreeze(Op->getOperand(1)); in LowerOperation()
8942 return DAG.getNode(ISD::OR, DL, VT, Neg, DAG.getFreeze(FalseV)); in combineSelectToBinOp()
8948 return DAG.getNode(ISD::OR, DL, VT, Neg, DAG.getFreeze(TrueV)); in combineSelectToBinOp()
8955 return DAG.getNode(ISD::AND, DL, VT, Neg, DAG.getFreeze(FalseV)); in combineSelectToBinOp()
8960 return DAG.getNode(ISD::AND, DL, VT, Neg, DAG.getFreeze(TrueV)); in combineSelectToBinOp()
8986 DAG.getFreeze(FalseV)); in combineSelectToBinOp()
8992 DAG.getFreeze(TrueV), FalseV); in combineSelectToBinOp()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAG.h | 1690 LLVM_ABI SDValue getFreeze(SDValue V);
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 2868 TrueVal = DAG.getFreeze(TrueVal); in lowerSELECT()
2869 FalseVal = DAG.getFreeze(FalseVal); in lowerSELECT()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 9229 return DAG.getFreeze(DAG.getUNDEF(VT)); in LowerBUILD_VECTOR()
9256 SDValue FrozenUndefElt = DAG.getFreeze(DAG.getUNDEF(OpEltVT)); in LowerBUILD_VECTOR()
9663 : (NumFreezeUndef ? DAG.getFreeze(DAG.getUNDEF(ResVT)) in LowerAVXCONCAT_VECTORS()
29490 SDValue LHS = DAG.getFreeze(Op.getOperand(0)); in LowerABD()
29491 SDValue RHS = DAG.getFreeze(Op.getOperand(1)); in LowerABD()
30278 R = DAG.getFreeze(R); in LowerShiftByScalarImmediate()
30312 R = DAG.getFreeze(R); in LowerShiftByScalarImmediate()
46226 SDValue LHS = DAG.getFreeze(Match.getOperand(0)); in combinePredicateReduction()
46227 SDValue RHS = DAG.getFreeze(Match.getOperand(1)); in combinePredicateReduction()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 4235 Hi = DAG.getFreeze(Hi); in performSraCombine()
|