Home
last modified time | relevance | path

Searched refs:getConstrainedRegClassForOperand (Results 1 – 5 of 5) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.h342 getConstrainedRegClassForOperand(const MachineOperand &MO, in getBoolRC()
H A DAMDGPUInstructionSelector.cpp113 = TRI.getConstrainedRegClassForOperand(Dst, *MRI); in constrainCopyLikeIntrin()
115 = TRI.getConstrainedRegClassForOperand(Src, *MRI); in constrainCopyLikeIntrin()
136 = TRI.getConstrainedRegClassForOperand(Dst, *MRI); in selectCOPY()
148 = TRI.getConstrainedRegClassForOperand(Src, *MRI); in selectCOPY()
185 TRI.getConstrainedRegClassForOperand(Dst, *MRI); in selectCOPY()
197 TRI.getConstrainedRegClassForOperand(MO, *MRI); in selectCOPY()
513 TRI.getConstrainedRegClassForOperand(I.getOperand(0), *MRI); in selectG_EXTRACT()
565 = TRI.getConstrainedRegClassForOperand(Src, *MRI); in selectG_MERGE_VALUES()
613 TRI.getConstrainedRegClassForOperand(Dst, *MRI); in selectG_UNMERGE_VALUES()
776 const TargetRegisterClass *RC = TRI.getConstrainedRegClassForOperand(MO, *MRI); in selectG_IMPLICIT_DEF()
[all …]
H A DSIRegisterInfo.cpp3114 SIRegisterInfo::getConstrainedRegClassForOperand(const MachineOperand &MO, in getConstrainedRegClassForOperand() function in SIRegisterInfo
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetRegisterInfo.h1182 getConstrainedRegClassForOperand(const MachineOperand &MO, in getConstrainedRegClassForOperand() function
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DUtils.cpp129 OpRC, TRI.getConstrainedRegClassForOperand(RegMO, MRI))) in constrainOperandRegClass()