Home
last modified time | relevance | path

Searched refs:getAllocatableClass (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DInstrEmitter.cpp133 RC = TRI->getAllocatableClass( in EmitCopyFromReg()
206 TRI->getAllocatableClass(TII->getRegClass(II, i, TRI, *MF)); in CreateVirtualRegisters()
353 OpRC = TRI->getAllocatableClass(OpRC); in AddRegisterOperand()
415 II ? TRI->getAllocatableClass(TII->getRegClass(*II, IIOpNum, TRI, *MF)) in AddOperand()
643 TRI->getAllocatableClass(TRI->getRegClass(DstRCIdx)); in EmitCopyToRegClassNode()
661 Register NewVReg = MRI->createVirtualRegister(TRI->getAllocatableClass(RC)); in EmitRegSequence()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetRegisterInfo.cpp192 TargetRegisterInfo::getAllocatableClass(const TargetRegisterClass *RC) const { in getAllocatableClass() function in TargetRegisterInfo
258 const TargetRegisterClass *SubClass = getAllocatableClass(RC); in getAllocatableSet()
H A DTwoAddressInstructionPass.cpp1403 TRI->getAllocatableClass( in tryInstructionTransform()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetRegisterInfo.h363 getAllocatableClass(const TargetRegisterClass *RC) const;
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DUtils.cpp132 OpRC = TRI.getAllocatableClass(OpRC); in constrainOperandRegClass()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.cpp3121 return getAllocatableClass(RC); in getConstrainedRegClassForOperand()
H A DSIInstrInfo.cpp2613 RI.getAllocatableClass(getRegClass(TID, 0, &RI, *MF)); in reMaterialize()