Home
last modified time | relevance | path

Searched refs:devcfg (Results 1 – 9 of 9) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/fpga/
H A Dxilinx-zynq-fpga-mgr.txt4 - compatible: should contain "xlnx,zynq-devcfg-1.0"
12 devcfg: devcfg@f8007000 {
13 compatible = "xlnx,zynq-devcfg-1.0";
H A Dfpga-region.txt351 compatible = "xlnx,zynq-devcfg-1.0";
/freebsd/sys/dev/bwn/
H A Dif_bwn_pci.c178 if (bwn_pci_find_devcfg(dev, &sc->devcfg, &ident)) in bwn_pci_attach()
208 return (sc->devcfg->bridge_hwcfg); in bwn_pci_get_generic_hwcfg()
215 return (sc->devcfg->bridge_hwtable); in bwn_pci_get_bhndb_hwtable()
222 return (sc->devcfg->bridge_hwprio); in bwn_pci_get_bhndb_hwprio()
H A Dif_bwn_pcivar.h39 const struct bwn_pci_devcfg *devcfg; /**< bwn device config */ member
/freebsd/sys/dev/oce/
H A Doce_hw.c508 reg = OCE_READ_REG32(sc, devcfg, PCICFG_INTR_CTRL); in oce_hw_intr_enable()
510 OCE_WRITE_REG32(sc, devcfg, PCICFG_INTR_CTRL, reg); in oce_hw_intr_enable()
523 reg = OCE_READ_REG32(sc, devcfg, PCICFG_INTR_CTRL); in oce_hw_intr_disable()
525 OCE_WRITE_REG32(sc, devcfg, PCICFG_INTR_CTRL, reg); in oce_hw_intr_disable()
H A Doce_if.c2399 ue_low = OCE_READ_REG32(sc, devcfg, PCICFG_UE_STATUS_LOW); in oce_detect_hw_error()
2400 ue_high = OCE_READ_REG32(sc, devcfg, PCICFG_UE_STATUS_HIGH); in oce_detect_hw_error()
2401 ue_low_mask = OCE_READ_REG32(sc, devcfg, PCICFG_UE_STATUS_LOW_MASK); in oce_detect_hw_error()
2402 ue_high_mask = OCE_READ_REG32(sc, devcfg, PCICFG_UE_STATUS_HI_MASK); in oce_detect_hw_error()
/freebsd/share/man/man4/man4.arm/
H A DMakefile9 devcfg.4 \
/freebsd/sys/contrib/device-tree/src/arm/xilinx/
H A Dzynq-7000.dtsi39 fpga-mgr = <&devcfg>;
366 devcfg: devcfg@f8007000 { label
367 compatible = "xlnx,zynq-devcfg-1.0";
/freebsd/sys/dts/arm/
H A Dzynq-7000.dtsi72 devcfg: devcfg@7000 { label