Home
last modified time | relevance | path

Searched refs:contains (Results 1 – 25 of 2000) sorted by relevance

12345678910>>...80

/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUResourceUsageAnalysis.cpp346 if (AMDGPU::SGPR_32RegClass.contains(Reg) || in analyzeResourceUsage()
347 AMDGPU::SGPR_LO16RegClass.contains(Reg) || in analyzeResourceUsage()
348 AMDGPU::SGPR_HI16RegClass.contains(Reg)) { in analyzeResourceUsage()
351 } else if (AMDGPU::VGPR_32RegClass.contains(Reg) || in analyzeResourceUsage()
352 AMDGPU::VGPR_16RegClass.contains(Reg)) { in analyzeResourceUsage()
355 } else if (AMDGPU::AGPR_32RegClass.contains(Reg) || in analyzeResourceUsage()
356 AMDGPU::AGPR_LO16RegClass.contains(Reg)) { in analyzeResourceUsage()
360 } else if (AMDGPU::SGPR_64RegClass.contains(Reg)) { in analyzeResourceUsage()
363 } else if (AMDGPU::VReg_64RegClass.contains(Reg)) { in analyzeResourceUsage()
366 } else if (AMDGPU::AReg_64RegClass.contains(Reg)) { in analyzeResourceUsage()
[all …]
H A DSIOptimizeVGPRLiveRange.cpp192 if (Pred != Flow && !Blocks.contains(Pred)) in collectElseRegionBlocks()
274 assert(ElseBlocks.contains(Pred) && "Should be from Else region\n"); in collectCandidateRegisters()
372 if (!Blocks.contains(DefMBB) && !CandidateRegs.contains(MOReg)) { in collectWaterfallCandidateRegisters()
379 if (!Blocks.contains(Succ) && in collectWaterfallCandidateRegisters()
410 if (Succ != Flow && !Blocks.contains(Succ)) { in updateLiveRangeInThenRegion()
432 if (Blocks.contains(UseMI->getParent())) in updateLiveRangeInThenRegion()
457 if (PHIIncoming.contains(MBB)) in updateLiveRangeInThenRegion()
464 if (Blocks.contains(MI->getParent())) in updateLiveRangeInThenRegion()
490 if (ElseBlocks.contains((*I)->getParent())) { in updateLiveRangeInElseRegion()
540 if (ElseBlocks.contains(UseBlock)) in optimizeLiveRange()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsOptionRecord.cpp78 if (GPR32RegClass->contains(SubReg) || GPR64RegClass->contains(SubReg)) in SetPhysRegUsed()
80 else if (COP0RegClass->contains(SubReg)) in SetPhysRegUsed()
83 else if (FGR32RegClass->contains(SubReg) || in SetPhysRegUsed()
84 FGR64RegClass->contains(SubReg) || in SetPhysRegUsed()
85 AFGR64RegClass->contains(SubReg) || in SetPhysRegUsed()
86 MSA128BRegClass->contains(SubReg)) in SetPhysRegUsed()
88 else if (COP2RegClass->contains(SubReg)) in SetPhysRegUsed()
90 else if (COP3RegClass->contains(SubReg)) in SetPhysRegUsed()
/freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/
H A DCSKYInstrInfo.cpp482 if (CSKY::GPRRegClass.contains(SrcReg) && in copyPhysReg()
483 CSKY::CARRYRegClass.contains(DestReg)) { in copyPhysReg()
497 if (CSKY::CARRYRegClass.contains(SrcReg) && in copyPhysReg()
498 CSKY::GPRRegClass.contains(DestReg)) { in copyPhysReg()
522 if (CSKY::GPRRegClass.contains(DestReg, SrcReg)) in copyPhysReg()
524 else if (v2sf && CSKY::sFPR32RegClass.contains(DestReg, SrcReg)) in copyPhysReg()
526 else if (v3sf && CSKY::FPR32RegClass.contains(DestReg, SrcReg)) in copyPhysReg()
528 else if (v2df && CSKY::sFPR64RegClass.contains(DestReg, SrcReg)) in copyPhysReg()
530 else if (v3df && CSKY::FPR64RegClass.contains(DestReg, SrcReg)) in copyPhysReg()
532 else if (v2sf && CSKY::sFPR32RegClass.contains(SrcReg) && in copyPhysReg()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/IR/
H A DAttributeMask.h67 bool contains(Attribute::AttrKind A) const { in contains() function
74 bool contains(StringRef A) const { return TargetDepAttrs.count(A); } in contains() function
77 bool contains(Attribute A) const { in contains() function
79 return contains(A.getKindAsString()); in contains()
80 return contains(A.getKindAsEnum()); in contains()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/
H A DX86Operand.h387 !X86MCRegisterClasses[X86::GR16RegClassID].contains(getMemBaseReg())) in isMem512_GR16()
395 !X86MCRegisterClasses[X86::GR32RegClassID].contains(getMemBaseReg()) && in isMem512_GR32()
399 !X86MCRegisterClasses[X86::GR32RegClassID].contains(getMemIndexReg()) && in isMem512_GR32()
408 !X86MCRegisterClasses[X86::GR64RegClassID].contains(getMemBaseReg()) && in isMem512_GR64()
412 !X86MCRegisterClasses[X86::GR64RegClassID].contains(getMemIndexReg()) && in isMem512_GR64()
517 (X86MCRegisterClasses[X86::GR32RegClassID].contains(getReg()) || in isGR32orGR64()
518 X86MCRegisterClasses[X86::GR64RegClassID].contains(getReg())); in isGR32orGR64()
523 (X86MCRegisterClasses[X86::GR16RegClassID].contains(getReg()) || in isGR16orGR32orGR64()
524 X86MCRegisterClasses[X86::GR32RegClassID].contains(getReg()) || in isGR16orGR32orGR64()
525 X86MCRegisterClasses[X86::GR64RegClassID].contains(getReg())); in isGR16orGR32orGR64()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEInstrInfo.cpp90 if (Mips::GPR32RegClass.contains(DestReg)) { // Copy to CPU Reg. in copyPhysReg()
91 if (Mips::GPR32RegClass.contains(SrcReg)) { in copyPhysReg()
96 } else if (Mips::CCRRegClass.contains(SrcReg)) in copyPhysReg()
98 else if (Mips::FGR32RegClass.contains(SrcReg)) in copyPhysReg()
100 else if (Mips::HI32RegClass.contains(SrcReg)) { in copyPhysReg()
103 } else if (Mips::LO32RegClass.contains(SrcReg)) { in copyPhysReg()
106 } else if (Mips::HI32DSPRegClass.contains(SrcReg)) in copyPhysReg()
108 else if (Mips::LO32DSPRegClass.contains(SrcReg)) in copyPhysReg()
110 else if (Mips::DSPCCRegClass.contains(SrcReg)) { in copyPhysReg()
115 else if (Mips::MSACtrlRegClass.contains(SrcReg)) in copyPhysReg()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/Analysis/
H A DRegionInfoImpl.h102 bool RegionBase<Tr>::contains(const BlockT *B) const { in contains() function
119 bool RegionBase<Tr>::contains(const LoopT *L) const { in contains() function
126 if (!contains(L->getHeader())) in contains()
133 if (!contains(BB)) in contains()
142 if (!contains(L)) in outermostLoopInRegion()
145 while (L && contains(L->getParentLoop())) { in outermostLoopInRegion()
164 return DT->getNode(Pred) && !contains(Pred) ? Pred : nullptr; in getEnteringBlock()
179 if (contains(Pred)) { in getExitingBlocks()
198 return contains(Pred) ? Pred : nullptr; in getExitingBlock()
236 if (!contains(B in getNameStr()
[all...]
H A DObjCARCAnalysisUtils.h210 if (Section.contains("__message_refs") || in IsObjCIdentifiedObject()
211 Section.contains("__objc_classrefs") || in IsObjCIdentifiedObject()
212 Section.contains("__objc_superrefs") || in IsObjCIdentifiedObject()
213 Section.contains("__objc_methname") || Section.contains("__cstring")) in IsObjCIdentifiedObject()
/freebsd/contrib/llvm-project/llvm/lib/Analysis/
H A DCFGPrinter.cpp94 if (!CFGFuncName.empty() && !F.getName().contains(CFGFuncName))
104 if (!CFGFuncName.empty() && !F.getName().contains(CFGFuncName)) in runOnFunction()
114 if (!CFGFuncName.empty() && !F.getName().contains(CFGFuncName)) in getAnalysisUsage()
124 if (!CFGFuncName.empty() && !F.getName().contains(CFGFuncName))
141 if (!CFGFuncName.empty() && !getName().contains(CFGFuncName))
195 if (!isOnDeoptOrUnreachablePath.contains(Node)) in getAnalysisUsage()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVMakeCompressible.cpp175 return RISCV::GPRCRegClass.contains(Reg) || in isCompressedReg()
176 RISCV::FPR32CRegClass.contains(Reg) || in isCompressedReg()
177 RISCV::FPR64CRegClass.contains(Reg); in isCompressedReg()
247 if (RISCV::SPRegClass.contains(Base)) { in getRegImmPairPreventingCompression()
321 if (RISCV::GPRRegClass.contains(RegImm.Reg)) in analyzeCompressibleUses()
323 else if (RISCV::FPR32RegClass.contains(RegImm.Reg)) in analyzeCompressibleUses()
325 else if (RISCV::FPR64RegClass.contains(RegImm.Reg)) in analyzeCompressibleUses()
408 if (RISCV::GPRRegClass.contains(RegImm.Reg)) { in runOnMachineFunction()
419 unsigned Opcode = RISCV::FPR32RegClass.contains(RegImm.Reg) in runOnMachineFunction()
/freebsd/contrib/llvm-project/llvm/lib/Support/
H A DUnicode.cpp272 return UCS == 0x00AD || Printables.contains(UCS); in isPrintable()
290 return Format.contains(UCS); in isFormatting()
430 if (CombiningCharacters.contains(UCS)) in charWidth()
474 if (DoubleWidthCharacters.contains(UCS)) in charWidth()
/freebsd/contrib/cortex-strings/
H A DREADME3 This package contains optimised string routines including memcpy(), memset(),
19 * src/ contains the routines themselves
20 * tests/ contains the unit tests
21 * reference/ contains reference copies of other ARM-focused
23 * benchmarks/ contains various benchmarks, tools, and scripts used to
26 The src directory contains different variants organised by the
28 * src/thumb-2 contains generic non-NEON routines for AArch32 (with Thumb-2).
29 * src/arm contains tuned routines for Cortex-A class processors.
30 * src/aarch64 contains generic routines for AArch64.
31 * src/thumb contains generic routines for armv6-M (with Thumb).
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchInstrInfo.cpp43 if (LoongArch::GPRRegClass.contains(DstReg, SrcReg)) { in copyPhysReg()
51 if (LoongArch::LSX128RegClass.contains(DstReg, SrcReg)) { in copyPhysReg()
59 if (LoongArch::LASX256RegClass.contains(DstReg, SrcReg)) { in copyPhysReg()
67 if (LoongArch::CFRRegClass.contains(DstReg) && in copyPhysReg()
68 LoongArch::GPRRegClass.contains(SrcReg)) { in copyPhysReg()
74 if (LoongArch::GPRRegClass.contains(DstReg) && in copyPhysReg()
75 LoongArch::CFRRegClass.contains(SrcReg)) { in copyPhysReg()
81 if (LoongArch::CFRRegClass.contains(DstReg, SrcReg)) { in copyPhysReg()
89 if (LoongArch::FPR32RegClass.contains(DstReg, SrcReg)) { in copyPhysReg()
91 } else if (LoongArch::FPR64RegClass.contains(DstReg, SrcReg)) { in copyPhysReg()
[all …]
/freebsd/contrib/llvm-project/clang/lib/StaticAnalyzer/Checkers/
H A DValistChecker.cpp145 if (C.getState()->contains<InitializedVALists>(VAList)) in checkPreCall()
197 if (!State->contains<InitializedVALists>(VAList)) in checkPreStmt()
232 if (!State->contains<InitializedVALists>(Reg)) { in getStartCallSite()
327 } else if (!State->contains<InitializedVALists>(Arg2) && !Symbolic) { in checkVAListStartCall()
328 if (State->contains<InitializedVALists>(VAList)) { in checkVAListStartCall()
342 if (State->contains<InitializedVALists>(VAList)) { in checkVAListStartCall()
367 if (!C.getState()->contains<InitializedVALists>(VAList)) { in checkVAListEndCall()
387 if (State->contains<InitializedVALists>(Reg) && in VisitNode()
388 !StatePrev->contains<InitializedVALists>(Reg)) in VisitNode()
390 else if (!State->contains<InitializedVALists>(Reg) && in VisitNode()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/Support/
H A DGenericLoopInfoImpl.h38 if (!contains(Succ)) { in getExitingBlocks()
50 auto notInLoop = [&](BlockT *BB) { return !contains(BB); }; in getExitingBlock()
69 if (!contains(Succ)) in getExitBlocks()
83 return {!L->contains(BB) ? BB : nullptr, false}; in getExitBlockHelper()
119 if (!contains(Predecessor)) in hasDedicatedExits()
136 if (!L->contains(Successor)) in getUniqueExitBlocksHelper()
169 if (!contains(Succ)) in getExitEdges()
232 if (!contains(Pred)) { // If the block is not in the loop... in getLoopPredecessor()
250 if (contains(Pred)) { in getLoopLatch()
277 assert(contains(SameHeader) && getHeader() == SameHeader->getHeader() && in addBasicBlockToLoop()
[all …]
H A DGenericLoopInfo.h124 bool contains(const LoopT *L) const { in contains() function
130 return contains(L->getParentLoop()); in contains()
134 bool contains(const BlockT *BB) const { in contains() function
140 template <class InstT> bool contains(const InstT *Inst) const { in contains() function
141 return contains(Inst->getParent()); in contains()
229 assert(contains(BB) && "Exiting block must be part of the loop"); in isLoopExiting()
231 if (!contains(Succ)) in isLoopExiting()
238 /// A latch block is a block that contains a branch back to the header.
243 assert(contains(BB) && "block does not belong to the loop"); in isLoopLatch()
251 [&](BlockT *Pred) { return contains(Pre
[all...]
/freebsd/contrib/llvm-project/llvm/lib/ExecutionEngine/MCJIT/
H A DMCJIT.h104 return AddedModules.contains(M); in hasModuleBeenAddedButNotLoaded()
110 return LoadedModules.contains(M) || FinalizedModules.contains(M); in hasModuleBeenLoaded()
114 return FinalizedModules.contains(M); in hasModuleBeenFinalized()
118 return AddedModules.contains(M) || LoadedModules.contains(M) || in ownsModule()
119 FinalizedModules.contains(M); in ownsModule()
/freebsd/crypto/heimdal/lib/gssapi/mech/
H A Dmech.cat511 The _/_e_t_c_/_g_s_s_/_m_e_c_h file contains a list of installed GSS-API security
12 mechanisms. Each line of the file either contains a comment if the first
13 character is '#' or it contains five fields with the following meanings:
32 … The _/_e_t_c_/_g_s_s_/_q_o_p file contains a list of Quality of Protection values for
33 use with GSS-API. Each line of the file either contains a comment if the
34 first character is '#' or it contains three fields with the following
/freebsd/contrib/kyua/engine/
H A Dfilters_test.cpp130 ATF_REQUIRE(f.contains(f)); in ATF_TEST_CASE_BODY()
134 ATF_REQUIRE(f.contains(f)); in ATF_TEST_CASE_BODY()
138 ATF_REQUIRE(f.contains(f)); in ATF_TEST_CASE_BODY()
149 ATF_REQUIRE( f1.contains(f2)); in ATF_TEST_CASE_BODY()
150 ATF_REQUIRE(!f2.contains(f1)); in ATF_TEST_CASE_BODY()
155 ATF_REQUIRE( f1.contains(f2)); in ATF_TEST_CASE_BODY()
156 ATF_REQUIRE(!f2.contains(f1)); in ATF_TEST_CASE_BODY()
161 ATF_REQUIRE(!f1.contains(f2)); in ATF_TEST_CASE_BODY()
162 ATF_REQUIRE(!f2.contains(f1)); in ATF_TEST_CASE_BODY()
167 ATF_REQUIRE( f1.contains(f2)); in ATF_TEST_CASE_BODY()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DAMDGPUMCCodeEmitter.cpp542 if (MRI.getRegClass(AMDGPU::AGPR_32RegClassID).contains(Reg) || in getAVOperandEncoding()
543 MRI.getRegClass(AMDGPU::AReg_64RegClassID).contains(Reg) || in getAVOperandEncoding()
544 MRI.getRegClass(AMDGPU::AReg_96RegClassID).contains(Reg) || in getAVOperandEncoding()
545 MRI.getRegClass(AMDGPU::AReg_128RegClassID).contains(Reg) || in getAVOperandEncoding()
546 MRI.getRegClass(AMDGPU::AReg_160RegClassID).contains(Reg) || in getAVOperandEncoding()
547 MRI.getRegClass(AMDGPU::AReg_192RegClassID).contains(Reg) || in getAVOperandEncoding()
548 MRI.getRegClass(AMDGPU::AReg_224RegClassID).contains(Reg) || in getAVOperandEncoding()
549 MRI.getRegClass(AMDGPU::AReg_256RegClassID).contains(Reg) || in getAVOperandEncoding()
550 MRI.getRegClass(AMDGPU::AReg_288RegClassID).contains(Reg) || in getAVOperandEncoding()
551 MRI.getRegClass(AMDGPU::AReg_320RegClassID).contains(Reg) || in getAVOperandEncoding()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/interrupt-controller/
H A Dsamsung,s3c24xx-irq.txt21 ctrl_num contains the controller to use:
25 parent_irq contains the parent bit in the main controller and will be
27 ctrl_irq contains the interrupt bit of the controller
28 type contains the trigger type to use
/freebsd/contrib/llvm-project/llvm/include/llvm/MC/
H A DStringTableBuilder.h77 bool contains(StringRef S) const { return contains(CachedHashStringRef(S)); } in contains() function
78 bool contains(CachedHashStringRef S) const { return StringIndexMap.count(S); } in contains() function
/freebsd/contrib/llvm-project/llvm/lib/Object/
H A DOffloadBinary.cpp375 if (LHS.second.contains("xnack+") && RHS.second.contains("xnack-")) in areTargetsCompatible()
377 if (LHS.second.contains("xnack-") && RHS.second.contains("xnack+")) in areTargetsCompatible()
379 if (LHS.second.contains("sramecc-") && RHS.second.contains("sramecc+")) in areTargetsCompatible()
381 if (LHS.second.contains("sramecc+") && RHS.second.contains("sramecc-")) in areTargetsCompatible()
/freebsd/contrib/llvm-project/llvm/include/llvm/ADT/
H A DGenericUniformityImpl.h122 return ReducibleCycleHeaders.contains(BB); in isReducibleCycleHeader()
383 return DivergentTermBlocks.contains(I.getParent()); in isDivergent()
394 return DivergentTermBlocks.contains(&B); in hasDivergentTerminator()
610 if (DivTermCycle && !DivTermCycle->contains(SuccBlock)) { in computeJoinPoints()
665 if (BlockCycle->contains(&DivTermBlock)) in computeJoinPoints()
879 if (C->contains(OuterDivCycle)) in propagateCycleExitDivergence()
928 [Candidate](CycleT *C) { return C->contains(Candidate); })) in insertIfNotContained()
944 assert(Cycle->contains(JoinBlock)); in getExtDivCycle()
946 if (Cycle->contains(DivTermBlock)) in getExtDivCycle()
951 while (Parent && !Parent->contains(DivTermBlock)) { in getExtDivCycle()
[all …]

12345678910>>...80