Searched refs:__BITS (Results 1 – 14 of 14) sorted by relevance
/freebsd/sys/dev/bwi/ |
H A D | if_bwireg.h | 46 #define BWI_FLAGS_INTR_MASK __BITS(5, 0) 63 #define BWI_STATE_LO_FLAGS_MASK __BITS(29, 18) 71 #define BWI_STATE_HI_FLAGS_MASK __BITS(28, 16) 74 #define BWI_CONF_LO_SERVTO_MASK __BITS(2, 0) /* service timeout */ 76 #define BWI_CONF_LO_REQTO_MASK __BITS(6, 4) /* request timeout */ 80 #define BWI_ID_LO_BUSREV_MASK __BITS(31, 28) 88 #define BWI_ID_HI_REGWIN_VENDOR_MASK __BITS(31, 16) 94 #define BWI_INFO_BBPID_MASK __BITS(15, 0) 95 #define BWI_INFO_BBPREV_MASK __BITS(19, 16) 96 #define BWI_INFO_BBPPKG_MASK __BITS(23, 20) [all …]
|
H A D | if_bwivar.h | 129 #define BWI_DESC32_A_FUNC_MASK __BITS(31, 30) 130 #define BWI_DESC32_A_ADDR_MASK __BITS(29, 0) 132 #define BWI_DESC32_C_BUFLEN_MASK __BITS(12, 0) 133 #define BWI_DESC32_C_ADDRHI_MASK __BITS(17, 16) 169 #define BWI_RXH_PHYINFO_LNAGAIN __BITS(15, 14) 196 #define BWI_TXH_ID_RING_MASK __BITS(15, 13) 197 #define BWI_TXH_ID_IDX_MASK __BITS(12, 0) 201 #define BWI_TXH_PHY_C_ANTMODE_MASK __BITS(9, 8) 220 #define BWI_TXS_TXCNT_DATA __BITS(7, 4) 310 #define BWI_FW_IV_OFS_MASK __BITS(14, 0)
|
H A D | bwirf.h | 125 #define BWI_RFR_TXPWR1_MASK __BITS(6, 4) 129 #define BWI_RFR_BBP_ATTEN_CALIB_IDX __BITS(4, 1)
|
H A D | bitops.h | 72 #define __BITS(__m, __n) \ macro
|
H A D | bwirf.c | 163 #define NRSSI_11G_MASK __BITS(13, 8) in bwi_nrssi_11g() 2208 #define NRSSI_THR1_MASK __BITS(5, 0) in bwi_rf_set_nrssi_thr_11g() 2209 #define NRSSI_THR2_MASK __BITS(11, 6) in bwi_rf_set_nrssi_thr_11g()
|
H A D | bwiphy.c | 226 uint16_t mask = __BITS(3, 0); in bwi_phy_set_bbp_atten()
|
H A D | if_bwi.c | 2842 #define IEEE80211_OFDM_PLCP_RATE_MASK __BITS(3, 0) 2843 #define IEEE80211_OFDM_PLCP_LEN_MASK __BITS(16, 5)
|
/freebsd/sys/arm64/broadcom/genet/ |
H A D | if_genetreg.h | 39 #define SYS_REV_MAJOR __BITS(27,24) 40 #define SYS_REV_MINOR __BITS(19,16) 79 #ifdef __BITS 80 #define GENET_UMAC_CMD_SPEED __BITS(3,2) 106 #define GENET_MDIO_PMD __BITS(25,21) 107 #define GENET_MDIO_REG __BITS(20,16) 133 #define GENET_RX_DMA_RING_BUF_SIZE_DESC_COUNT __BITS(31,16) 134 #define GENET_RX_DMA_RING_BUF_SIZE_BUF_LENGTH __BITS(15,0) 142 #define GENET_RX_DMA_XON_XOFF_THRES_LO __BITS(31,16) 143 #define GENET_RX_DMA_XON_XOFF_THRES_HI __BITS(15,0) [all …]
|
/freebsd/sys/dev/qat_c2xxx/ |
H A D | qatreg.h | 67 #define __BITS(__m, __n) \ macro 166 #define ETR_RING_CONFIG_NEAR_FULL_WM __BITS(14, 10) 167 #define ETR_RING_CONFIG_NEAR_EMPTY_WM __BITS(9, 5) 168 #define ETR_RING_CONFIG_RING_SIZE __BITS(4, 0) 245 #define ETR_AP_DEST_AE __BITS(6, 2) 246 #define ETR_AP_DEST_MAILBOX __BITS(1, 0) 283 #define FCU_CTRL_AE __BITS(8, 31) 286 #define FCU_STATUS_STS __BITS(0, 2) 295 #define FCU_STATUS_LOADED_AE __BITS(22, 31) 311 #define CAP_GLOBAL_CTL_RESET_MASK __BITS(31, 26) [all …]
|
H A D | qat_hw15reg.h | 76 #define ARCH_IF_FLAGS_RESP_RING_TYPE __BITS(4, 3) 81 #define ARCH_IF_FLAGS_RESP_TYPE __BITS(2, 0) 537 #define LA_FLAGS_PROTO __BITS(8, 6) 546 #define LA_FLAGS_PARTIAL __BITS(1, 0)
|
/freebsd/sys/arm/allwinner/a64/ |
H A D | sun50i_a64_acodec.c | 77 #define A64_LINEOUT_VOL __BITS(4,0) 79 #define A64_MIC1G __BITS(6,4) 81 #define A64_MIC1BOOST __BITS(2,0) 90 #define A64_LINEING __BITS(6,4) 109 #define A64_ADCG __BITS(2,0)
|
/freebsd/lib/libnetbsd/sys/ |
H A D | cdefs.h | 81 #define __BITS(__m, __n) \ macro
|
/freebsd/sys/arm/allwinner/ |
H A D | aw_i2s.c | 77 #define DA_FAT0_SR __BITS(5,4) 78 #define DA_FAT0_WSS __BITS(3,2)
|
H A D | a33_codec.c | 115 #define HMIC_CTRL2_MDATA_THRES __BITS(12,8)
|