Searched refs:ZeroMask (Results 1 – 7 of 7) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/IR/ |
| H A D | AutoUpgrade.cpp | 1841 bool ZeroMask, bool IndexForm) { in upgradeX86VPERMT2Intrinsics() argument 1894 Value *PassThru = ZeroMask ? ConstantAggregateZero::get(Ty) in upgradeX86VPERMT2Intrinsics() 1981 bool IsShiftRight, bool ZeroMask) { in upgradeX86ConcatShift() argument 2005 ZeroMask ? ConstantAggregateZero::get(CI.getType()) : in upgradeX86ConcatShift() 3051 bool ZeroMask = Name[11] == 'z'; in upgradeX86IntrinsicCall() local 3052 Rep = upgradeX86ConcatShift(Builder, *CI, false, ZeroMask); in upgradeX86IntrinsicCall() 3056 bool ZeroMask = Name[11] == 'z'; in upgradeX86IntrinsicCall() local 3057 Rep = upgradeX86ConcatShift(Builder, *CI, true, ZeroMask); in upgradeX86IntrinsicCall() 4049 bool ZeroMask = Name[11] == 'z'; in upgradeX86IntrinsicCall() local 4071 Value *PassThru = ZeroMask ? ConstantAggregateZero::get(CI->getType()) in upgradeX86IntrinsicCall() [all …]
|
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/TargetBuiltins/ |
| H A D | X86.cpp | 449 bool ZeroMask = false, unsigned PTIdx = 0, in EmitScalarFMAExpr() argument 491 Value *PassThru = ZeroMask ? Constant::getNullValue(Res->getType()) in EmitScalarFMAExpr() 534 static Value *EmitX86Ternlog(CodeGenFunction &CGF, bool ZeroMask, in EmitX86Ternlog() argument 558 Value *PassThru = ZeroMask ? ConstantAggregateZero::get(Ty) : Ops[0]; in EmitX86Ternlog()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.cpp | 769 SmallVector<int, 16> ZeroMask(DstTy.getNumElements()); in buildShuffleSplat() local 770 return buildShuffleVector(DstTy, InsElt, UndefVec, ZeroMask); in buildShuffleSplat()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 6139 uint64_t ZeroMask = IsAndN ? 255 : 0; in getFauxShuffleMask() local 6151 Mask.push_back(ByteBits == ZeroMask ? SM_SentinelZero : i); in getFauxShuffleMask() 6434 APInt ZeroMask = APInt::getHighBitsSet(2 * NumBitsPerElt, NumBitsPerElt); in getFauxShuffleMask() local 6436 !DAG.MaskedValueIsZero(N0, ZeroMask, EltsLHS, Depth + 1)) || in getFauxShuffleMask() 6438 !DAG.MaskedValueIsZero(N1, ZeroMask, EltsRHS, Depth + 1))) in getFauxShuffleMask() 7258 APInt ZeroMask = APInt::getZero(NumElems); in EltsFromConsecutiveLoads() local 7275 ZeroMask.setBit(i); in EltsFromConsecutiveLoads() 7294 assert((ZeroMask.popcount() + UndefMask.popcount() + LoadMask.popcount()) == in EltsFromConsecutiveLoads() 7301 if ((ZeroMask.popcount() + UndefMask.popcount()) == NumElems) in EltsFromConsecutiveLoads() 7349 } else if (ZeroMask[i]) { in EltsFromConsecutiveLoads() [all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 1103 APInt ZeroMask = APInt::getHighBitsSet(BitWidth, BitWidth - PossibleBits); in computeKnownBitsForTargetNode() local 1104 Known.Zero |= ZeroMask; in computeKnownBitsForTargetNode()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 14717 unsigned ZeroMask = 0x0c0c0c0c; in placeSources() local 14721 (BPP.first.SrcOffset % 4) << (8 * (3 - Step)) | (ZeroMask & ~FMask); in placeSources() 14723 (BPP.second.SrcOffset % 4) << (8 * (3 - Step)) | (ZeroMask & ~FMask); in placeSources() 14760 unsigned ZeroMask = 0x0c0c0c0c; in placeSources() local 14765 ((Src0.SrcOffset % 4) << (8 * (3 - Step)) | (ZeroMask & ~FMask)), in placeSources() 14769 ((Src1.SrcOffset % 4) << (8 * (3 - Step)) | (ZeroMask & ~FMask)), in placeSources() 14844 auto ZeroMask = ChainLength == 2 ? 0x0c0c0000 : 0x0c000000; in fixMasks() local 14845 EntryMask += ZeroMask; in fixMasks()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 26901 SmallVector<int, 16> ZeroMask(VT.getVectorNumElements(), 0); in visitVECTOR_SHUFFLE() local 26902 return DAG.getVectorShuffle(VT, DL, Insert, DAG.getUNDEF(VT), ZeroMask); in visitVECTOR_SHUFFLE()
|