Searched refs:XH (Results 1 – 4 of 4) sorted by relevance
/freebsd/secure/caroot/trusted/ |
H A D | UCA_Extended_Validation_Root.pem | 131 xR9GUeOcGMyNm43sSet1UNWMKFnKdDTajAshqx7qG+XH/RU+wBeq+yNuJkbL+vmx
|
/freebsd/contrib/file/tests/ |
H A D | HWP97.hwp.testfile | 3 XH�N[�ύ\��;��!��,��n�%���l�#N�\���T.�X��}�)u�n�k롞%]��qۃ�"��,�jv �װ�a�/���^�����u�亮h��t{��…
|
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPULegalizerInfo.cpp | 3679 auto XH = B.buildAnd(Ty, X, MaskConst); in legalizeFExp() local 3680 auto XL = B.buildFSub(Ty, X, XH, Flags); in legalizeFExp() 3683 PH = B.buildFMul(Ty, XH, CH, Flags).getReg(0); in legalizeFExp() 3690 PL = getMad(B, Ty, XH.getReg(0), CL.getReg(0), Mad0, Flags); in legalizeFExp()
|
H A D | AMDGPUISelLowering.cpp | 3063 SDValue XH = DAG.getNode(ISD::BITCAST, SL, VT, XHAsInt); in lowerFEXP() local 3064 SDValue XL = DAG.getNode(ISD::FSUB, SL, VT, X, XH, Flags); in lowerFEXP() 3066 PH = DAG.getNode(ISD::FMUL, SL, VT, XH, CH, Flags); in lowerFEXP() 3070 PL = getMad(DAG, SL, VT, XH, CL, Mad0, Flags); in lowerFEXP()
|