Home
last modified time | relevance | path

Searched refs:VirtRegMap (Results 1 – 25 of 55) sorted by relevance

123

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DVirtRegMap.cpp59 char VirtRegMap::ID = 0;
61 INITIALIZE_PASS(VirtRegMap, "virtregmap", "Virtual Register Map", false, false)
63 bool VirtRegMap::runOnMachineFunction(MachineFunction &mf) { in runOnMachineFunction()
78 void VirtRegMap::grow() { in grow()
85 void VirtRegMap::assignVirt2Phys(Register virtReg, MCPhysReg physReg) { in assignVirt2Phys()
95 unsigned VirtRegMap::createSpillSlot(const TargetRegisterClass *RC) { in createSpillSlot()
109 bool VirtRegMap::hasPreferredPhys(Register VirtReg) const { in hasPreferredPhys()
118 bool VirtRegMap::hasKnownPreference(Register VirtReg) const { in hasKnownPreference()
127 int VirtRegMap::assignVirt2StackSlot(Register virtReg) { in assignVirt2StackSlot()
135 void VirtRegMap::assignVirt2StackSlot(Register virtReg, int SS) { in assignVirt2StackSlot()
[all …]
H A DRegAllocBase.h54 class VirtRegMap; variable
68 VirtRegMap *VRM = nullptr;
90 void init(VirtRegMap &vrm, LiveIntervals &lis, LiveRegMatrix &mat);
H A DSplitKit.h45 class VirtRegMap; variable
99 const VirtRegMap &VRM;
173 SplitAnalysis(const VirtRegMap &vrm, const LiveIntervals &lis,
266 VirtRegMap &VRM;
446 SplitEditor(SplitAnalysis &SA, LiveIntervals &LIS, VirtRegMap &VRM,
H A DRegAllocPBQP.cpp165 void initializeGraph(PBQPRAGraph &G, VirtRegMap &VRM, Spiller &VRegSpiller);
169 MachineFunction &MF, LiveIntervals &LIS, VirtRegMap &VRM,
176 VirtRegMap &VRM,
182 VirtRegMap &VRM) const;
529 PBQPVirtRegAuxInfo(MachineFunction &MF, LiveIntervals &LIS, VirtRegMap &VRM, in PBQPVirtRegAuxInfo()
562 au.addRequired<VirtRegMap>(); in getAnalysisUsage()
563 au.addPreserved<VirtRegMap>(); in getAnalysisUsage()
590 void RegAllocPBQP::initializeGraph(PBQPRAGraph &G, VirtRegMap &VRM, in initializeGraph()
693 VirtRegMap &VRM, Spiller &VRegSpiller) { in spillVReg()
718 VirtRegMap &VRM, in mapPBQPToRegAlloc()
[all …]
H A DRegAllocBasic.cpp141 INITIALIZE_PASS_DEPENDENCY(VirtRegMap) in INITIALIZE_PASS_DEPENDENCY()
191 AU.addRequired<VirtRegMap>(); in getAnalysisUsage()
192 AU.addPreserved<VirtRegMap>(); in getAnalysisUsage()
310 RegAllocBase::init(getAnalysis<VirtRegMap>(), in runOnMachineFunction()
H A DRegAllocPriorityAdvisor.h19 class VirtRegMap; variable
40 VirtRegMap *const VRM;
H A DAllocationOrder.h27 class VirtRegMap; variable
84 static AllocationOrder create(unsigned VirtReg, const VirtRegMap &VRM,
H A DLiveRegMatrix.cpp42 INITIALIZE_PASS_DEPENDENCY(VirtRegMap) in INITIALIZE_PASS_DEPENDENCY()
51 AU.addRequiredTransitive<VirtRegMap>(); in getAnalysisUsage()
58 VRM = &getAnalysis<VirtRegMap>(); in runOnMachineFunction()
H A DRegAllocEvictionAdvisor.h29 class VirtRegMap; variable
141 VirtRegMap *const VRM;
H A DAllocationOrder.cpp29 AllocationOrder AllocationOrder::create(unsigned VirtReg, const VirtRegMap &VRM, in create()
H A DLiveDebugVariables.cpp480 void rewriteLocations(VirtRegMap &VRM, const MachineFunction &MF,
486 void emitDebugValues(VirtRegMap *VRM, LiveIntervals &LIS,
669 void emitDebugValues(VirtRegMap *VRM);
1511 void UserValue::rewriteLocations(VirtRegMap &VRM, const MachineFunction &MF, in rewriteLocations()
1538 } else if (VRM.getStackSlot(VirtReg) != VirtRegMap::NO_STACK_SLOT) { in rewriteLocations()
1743 void UserValue::emitDebugValues(VirtRegMap *VRM, LiveIntervals &LIS, in emitDebugValues()
1810 void LDVImpl::emitDebugValues(VirtRegMap *VRM) { in emitDebugValues()
1852 } else if (VRM->getStackSlot(Reg) != VirtRegMap::NO_STACK_SLOT) { in emitDebugValues()
1961 void LiveDebugVariables::emitDebugValues(VirtRegMap *VRM) { in emitDebugValues()
H A DInlineSpiller.cpp85 VirtRegMap &VRM;
133 VirtRegMap &vrm) in HoistSpillHelper()
155 VirtRegMap &VRM;
190 InlineSpiller(MachineFunctionPass &Pass, MachineFunction &MF, VirtRegMap &VRM, in InlineSpiller()
236 MachineFunction &MF, VirtRegMap &VRM, in createInlineSpiller()
1241 if (StackSlot == VirtRegMap::NO_STACK_SLOT) { in spillAll()
1709 else if (VRM.getStackSlot(Old) != VirtRegMap::NO_STACK_SLOT) in LRE_DidCloneVirtReg()
H A DRegAllocGreedy.h57 class VirtRegMap; variable
143 VirtRegMap *getVirtRegMap() const { return VRM; } in getVirtRegMap()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DVirtRegMap.h33 class VirtRegMap : public MachineFunctionPass {
74 VirtRegMap() in VirtRegMap() function
77 VirtRegMap(const VirtRegMap &) = delete;
78 VirtRegMap &operator=(const VirtRegMap &) = delete;
204 inline raw_ostream &operator<<(raw_ostream &OS, const VirtRegMap &VRM) {
H A DCalcSpillWeights.h21 class VirtRegMap; variable
48 const VirtRegMap &VRM;
58 const VirtRegMap &VRM, const MachineLoopInfo &Loops, in VirtRegAuxInfo()
80 const VirtRegMap &VRM,
H A DSpiller.h17 class VirtRegMap; variable
39 VirtRegMap &VRM, VirtRegAuxInfo &VRAI);
H A DLiveDebugVariables.h30 class VirtRegMap; variable
50 void emitDebugValues(VirtRegMap *VRM);
H A DLiveRangeEdit.h39 class VirtRegMap; variable
71 VirtRegMap *VRM;
129 MachineFunction &MF, LiveIntervals &lis, VirtRegMap *vrm,
H A DLiveRegMatrix.h38 class VirtRegMap; variable
43 VirtRegMap *VRM = nullptr;
H A DLiveIntervals.h52 class VirtRegMap; variable
316 void addKillFlags(const VirtRegMap *);
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86TileConfig.cpp53 AU.addRequired<VirtRegMap>(); in getAnalysisUsage()
75 INITIALIZE_PASS_DEPENDENCY(VirtRegMap) in INITIALIZE_PASS_DEPENDENCY() argument
90 VirtRegMap &VRM = getAnalysis<VirtRegMap>(); in INITIALIZE_PASS_DEPENDENCY()
131 if (VRM.getPhys(VirtReg) == VirtRegMap::NO_PHYS_REG) in INITIALIZE_PASS_DEPENDENCY()
H A DX86RegisterInfo.h177 const MachineFunction &MF, const VirtRegMap *VRM,
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSILowerWWMCopies.cpp56 VirtRegMap *VRM;
67 INITIALIZE_PASS_DEPENDENCY(VirtRegMap)
94 assert(PhysReg != VirtRegMap::NO_PHYS_REG && in addToWWMSpills()
109 VRM = getAnalysisIfAvailable<VirtRegMap>(); in runOnMachineFunction()
H A DSIPreAllocateWWMRegs.cpp44 VirtRegMap *VRM;
63 AU.addRequired<VirtRegMap>(); in getAnalysisUsage()
79 INITIALIZE_PASS_DEPENDENCY(VirtRegMap)
198 VRM = &getAnalysis<VirtRegMap>(); in runOnMachineFunction()
H A DGCNNSAReassign.cpp52 AU.addRequired<VirtRegMap>(); in getAnalysisUsage()
73 VirtRegMap *VRM;
98 INITIALIZE_PASS_DEPENDENCY(VirtRegMap)
245 VRM = &getAnalysis<VirtRegMap>(); in runOnMachineFunction()

123