Searched refs:VectorBits (Results 1 – 8 of 8) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZ.h | 154 const unsigned VectorBits = 128; variable 158 const unsigned VectorBytes = VectorBits / 8;
|
| H A D | SystemZTargetTransformInfo.cpp | 1445 unsigned NumEltsPerVecReg = (SystemZ::VectorBits / ScalarBits); in getFastReductionCost() 1469 ScalarBits <= SystemZ::VectorBits) { in getArithmeticReductionCost() 1501 Cost += 2 * (std::min(NumElems, SystemZ::VectorBits / ScalarBits) - 1); in getMinMaxReductionCost() 1543 VType->getPrimitiveSizeInBits() < SystemZ::VectorBits; in shouldExpandReduction()
|
| H A D | SystemZISelLowering.cpp | 905 SystemZ::VectorBits / SplatBitSize); in isVectorConstantLegal() 918 SystemZ::VectorBits / SplatBitSize); in isVectorConstantLegal() 947 IntBits <<= (SystemZ::VectorBits - IntImm.getBitWidth()); in SystemZVectorConstantInfo() 6159 SystemZ::VectorBits / InBits); in insertUnpackIfPrepared() 6163 SystemZ::VectorBits / OutBits); in insertUnpackIfPrepared() 6614 unsigned OutNumElts = SystemZ::VectorBits / FromBits; in lowerSIGN_EXTEND_VECTOR_INREG()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64TargetTransformInfo.h | 349 unsigned VectorBits = NumElements.getFixedValue() * ElementBits; in isLegalBroadcastLoad() local 350 return VectorBits >= 64; in isLegalBroadcastLoad()
|
| H A D | AArch64ISelLowering.cpp | 23900 SDValue VectorBits = vectorToScalarBitmask(VecOp.getNode(), DAG); in combineBoolVectorAndTruncateStore() local 23901 if (!VectorBits) in combineBoolVectorAndTruncateStore() 23906 SDValue ExtendedBits = DAG.getZExtOrTrunc(VectorBits, DL, StoreVT); in combineBoolVectorAndTruncateStore() 27257 SDValue VectorBits = vectorToScalarBitmask(Op.getNode(), DAG); in replaceBoolVectorBitcast() local 27258 if (VectorBits) in replaceBoolVectorBitcast() 27259 Results.push_back(DAG.getZExtOrTrunc(VectorBits, DL, VT)); in replaceBoolVectorBitcast()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.h | 351 inline static unsigned computeVLMAX(unsigned VectorBits, unsigned EltSize, in computeVLMAX() argument 358 return ((VectorBits / EltSize) * MinSize) / RISCV::RVVBitsPerBlock; in computeVLMAX()
|
| H A D | RISCVTargetTransformInfo.cpp | 1707 const unsigned VectorBits = *getVScaleForTuning() * RISCV::RVVBitsPerBlock; in getEstimatedVLFor() local 1708 return RISCVTargetLowering::computeVLMAX(VectorBits, EltSize, MinSize); in getEstimatedVLFor()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 5649 uint64_t VectorBits = VectorVT.getSizeInBits(); in PerformEXTRACTCombine() local 5651 if (!(VectorBits == 16 || VectorBits == 32 || VectorBits == 64)) in PerformEXTRACTCombine() 5659 MVT IVT = MVT::getIntegerVT(VectorBits); in PerformEXTRACTCombine()
|