Home
last modified time | relevance | path

Searched refs:VWMULU_VL (Results 1 – 3 of 3) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h325 VWMULU_VL, enumerator
H A DRISCVISelLowering.cpp4862 SDValue OddsMul = DAG.getNode(RISCVISD::VWMULU_VL, DL, WideContainerVT, in getWideningInterleave()
14425 return RISCVISD::VWMULU_VL; in getZExtOpcode()
16306 case RISCVISD::VWMULU_VL: in combineToVWMACC()
16346 static_assert(RISCVISD::VWMUL_VL + 1 == RISCVISD::VWMULU_VL, in combineToVWMACC()
20564 NODE_NAME_CASE(VWMULU_VL) in getTargetNodeName()
H A DRISCVInstrInfoVVLPatterns.td428 def riscv_vwmulu_vl : SDNode<"RISCVISD::VWMULU_VL", SDT_RISCVVWIntBinOp_VL, [SDNPCommutative]>;