Searched refs:VTRN (Results 1 – 8 of 8) sorted by relevance
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.h | 209 VTRN, // transpose enumerator
|
H A D | ARMScheduleR52.td | 830 def : InstRW<[R52WriteFPALU_F3, R52Read_F1, R52Read_F1], (instregex "VSWP", "VTRN", "VUZP", "VZIP")>;
|
H A D | ARMScheduleSwift.td | 600 (instregex "VSWP", "VTRN", "VUZP", "VZIP")>;
|
H A D | ARMScheduleA57.td | 1240 def : InstRW<[A57Write_3cyc_1V, A57Write_3cyc_1V], (instregex "VTRN")>;
|
H A D | ARMISelLowering.cpp | 1799 MAKE_CASE(ARMISD::VTRN) in getTargetNodeName() 7561 return ARMISD::VTRN; in isNEONTwoResultShuffleMask() 7569 return ARMISD::VTRN; in isNEONTwoResultShuffleMask() 8530 return DAG.getNode(ARMISD::VTRN, dl, DAG.getVTList(VT, VT), in GeneratePerfectShuffle() 12636 if (N->getOpcode() == ARMISD::VTRN && N->getValueType(0) == MVT::v2i32) in IsVUZPShuffleNode()
|
H A D | ARMISelDAGToDAG.cpp | 4291 case ARMISD::VTRN: { in Select()
|
H A D | ARMInstrNEON.td | 527 def NEONtrn : SDNode<"ARMISD::VTRN", SDTARMVSHUF2>; 2620 // 2-register shuffles (VTRN/VZIP/VUZP), both double- and quad-register. 7139 // VTRN : Vector Transpose
|
/freebsd/contrib/llvm-project/clang/include/clang/Basic/ |
H A D | arm_neon.td | 667 def VTRN : WInst<"vtrn", "2..", "csiUcUsUifPcPsQcQsQiQUcQUsQUiQfQPcQPs">;
|