Home
last modified time | relevance | path

Searched refs:VSCALE (Results 1 – 10 of 10) sorted by relevance

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h1370 VSCALE, enumerator
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp186 case ISD::VSCALE: return "vscale"; in getOperationName()
H A DSelectionDAG.cpp2046 return getNode(ISD::VSCALE, DL, VT, getConstant(MulImm, DL, VT)); in getVScale()
3275 case ISD::VSCALE: { in computeKnownBits()
4398 if (Val.getOpcode() == ISD::VSCALE && in isKnownToBeAPowerOfTwo()
5654 case ISD::VSCALE: { in isKnownNeverZero()
6115 if (OpOpcode == ISD::VSCALE && !NewNodesMustHaveLegalTypes) in getNode()
6186 case ISD::VSCALE: in getNode()
6965 if (N2C && (N1.getOpcode() == ISD::VSCALE) && Flags.hasNoSignedWrap()) { in getNode()
7052 if (N2C && (N1.getOpcode() == ISD::VSCALE) && Flags.hasNoSignedWrap()) { in getNode()
H A DDAGCombiner.cpp1093 if ((N1.getOpcode() == ISD::VSCALE || in reassociationCanBreakAddressingModePattern()
1095 N1.getOperand(0).getOpcode() == ISD::VSCALE && in reassociationCanBreakAddressingModePattern()
1098 int64_t ScalableOffset = N1.getOpcode() == ISD::VSCALE in reassociationCanBreakAddressingModePattern()
2978 if (N0.getOpcode() == ISD::VSCALE && N1.getOpcode() == ISD::VSCALE) { in visitADD()
2986 N0.getOperand(1).getOpcode() == ISD::VSCALE && in visitADD()
2987 N1.getOpcode() == ISD::VSCALE) { in visitADD()
4056 if (N1.getOpcode() == ISD::VSCALE && N1.hasOneUse()) { in visitSUB()
4496 if (!UseVP && N0.getOpcode() == ISD::VSCALE && NC1) { in visitMUL()
10149 if (N0.getOpcode() == ISD::VSCALE && N1C) { in visitSHL()
H A DLegalizeIntegerTypes.cpp120 case ISD::VSCALE: Res = PromoteIntRes_VSCALE(N); break; in PromoteIntegerResult()
2944 case ISD::VSCALE: in ExpandIntegerResult()
H A DSelectionDAGBuilder.cpp4387 ISD::VSCALE, dl, VScaleTy, in visitGetElementPtr()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td364 def vscale : SDNode<"ISD::VSCALE" , SDTIntUnaryOp, []>;
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp669 setOperationAction(ISD::VSCALE, XLenVT, Custom); in RISCVTargetLowering()
671 setOperationAction(ISD::VSCALE, MVT::i32, Custom); in RISCVTargetLowering()
6435 case ISD::VSCALE: { in LowerOperation()
19744 Offset = DAG.getNode(ISD::VSCALE, DL, XLenVT, Offset); in LowerFormalArguments()
20031 Offset = DAG.getNode(ISD::VSCALE, DL, XLenVT, Offset); in LowerCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelDAGToDAG.cpp7246 if (VScale.getOpcode() != ISD::VSCALE) in SelectAddrModeIndexedSVE()
H A DAArch64ISelLowering.cpp1753 setOperationAction(ISD::VSCALE, MVT::i32, Custom); in AArch64TargetLowering()
6970 case ISD::VSCALE: in LowerOperation()
19221 if (VS.getOpcode() != ISD::VSCALE) in performLastTrueTestVectorCombine()