| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCCodeEmitter.cpp | 750 unsigned VOffset = 0; in getMachineOpValue() local
769 ++VOffset; in getMachineOpValue()
791 unsigned Offset = HexagonMCInstrInfo::isVector(MCII, MI) ? VOffset in getMachineOpValue()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructionSelector.cpp | 3394 Register VOffset = MI.getOperand(4 + OpOffset).getReg(); in selectBufferLoadLds() local
3396 getIConstantVRegValWithLookThrough(VOffset, *MRI); in selectBufferLoadLds()
3452 .addReg(VOffset) in selectBufferLoadLds()
3459 MIB.addReg(VOffset); in selectBufferLoadLds()
3553 Register VOffset; in selectGlobalLoadLds() local
3567 VOffset = Off; in selectGlobalLoadLds()
3575 if (!VOffset) { in selectGlobalLoadLds()
3576 VOffset = MRI->createVirtualRegister(&AMDGPU::VGPR_32RegClass); in selectGlobalLoadLds()
3577 BuildMI(*MBB, &MI, DL, TII.get(AMDGPU::V_MOV_B32_e32), VOffset) in selectGlobalLoadLds()
3586 MIB.addReg(VOffset); in selectGlobalLoadLds()
[all …]
|
| H A D | AMDGPULegalizerInfo.cpp | 5953 Register VOffset = MI.getOperand(3 + OpOffset).getReg(); in legalizeBufferStore() local
5964 std::tie(VOffset, ImmOffset) = splitBufferOffsets(B, VOffset); in legalizeBufferStore()
5991 .addUse(VOffset) // voffset in legalizeBufferStore()
6007 Register VIndex, Register VOffset, Register SOffset, in buildBufferLoad() argument
6015 .addUse(VOffset) // voffset in buildBufferLoad()
6067 Register VOffset = MI.getOperand(3 + OpOffset).getReg(); in legalizeBufferLoad() local
6102 std::tie(VOffset, ImmOffset) = splitBufferOffsets(B, VOffset); in legalizeBufferLoad()
6143 buildBufferLoad(Opc, LoadDstReg, RSrc, VIndex, VOffset, SOffset, ImmOffset, in legalizeBufferLoad()
6163 buildBufferLoad(Opc, LoadDstReg, RSrc, VIndex, VOffset, SOffset, ImmOffset, in legalizeBufferLoad()
6170 buildBufferLoad(Opc, LoadDstReg, RSrc, VIndex, VOffset, SOffset, ImmOffset, in legalizeBufferLoad()
[all …]
|
| H A D | AMDGPUISelDAGToDAG.h | 165 SDValue &VOffset, SDValue &Offset) const;
|
| H A D | SIISelLowering.cpp | 9375 auto [VOffset, Offset] = splitBufferOffsets(Op.getOperand(4), DAG); in lowerRawBufferAtomicIntrin()
9382 VOffset, // voffset in lowerRawBufferAtomicIntrin()
9403 auto [VOffset, Offset] = splitBufferOffsets(Op.getOperand(5), DAG); in lowerStructBufferAtomicIntrin()
9410 VOffset, // voffset in lowerStructBufferAtomicIntrin()
9504 auto [VOffset, Offset] = splitBufferOffsets(Op.getOperand(3), DAG); in LowerINTRINSIC_W_CHAIN()
9510 VOffset, // voffset in LowerINTRINSIC_W_CHAIN()
9531 auto [VOffset, Offset] = splitBufferOffsets(Op.getOperand(4), DAG); in LowerINTRINSIC_W_CHAIN()
9537 VOffset, // voffset in LowerINTRINSIC_W_CHAIN()
9551 auto [VOffset, Offset] = splitBufferOffsets(Op.getOperand(3), DAG); in LowerINTRINSIC_W_CHAIN()
9558 VOffset, // voffset in LowerINTRINSIC_W_CHAIN()
[all …]
|
| H A D | AMDGPUISelDAGToDAG.cpp | 1879 SDValue &VOffset, in SelectGlobalSAddr() argument
1909 VOffset = SDValue(VMov, 0); in SelectGlobalSAddr()
1938 VOffset = ZextRHS; in SelectGlobalSAddr()
1946 VOffset = ZextLHS; in SelectGlobalSAddr()
1966 VOffset = SDValue(VMov, 0); in SelectGlobalSAddr()
|
| H A D | SIRegisterInfo.cpp | 1632 int64_t VOffset) { in buildSpillLoadStore() argument
1642 .addImm(VOffset) in buildSpillLoadStore()
1648 .addImm(VOffset) in buildSpillLoadStore()
1654 .addImm(VOffset); in buildSpillLoadStore()
|
| H A D | AMDGPURegisterBankInfo.cpp | 1391 Register VOffset; in applyMappingSBufferLoad() local
1394 unsigned MMOOffset = setBufferOffsets(B, MI.getOperand(2).getReg(), VOffset, in applyMappingSBufferLoad()
1437 .addUse(VOffset) // voffset in applyMappingSBufferLoad()
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | MemoryBuiltins.cpp | 794 auto OffsetRangeAnalysis = [EvalMode](Value &VOffset, APInt &Offset) { in computeImpl() argument
796 aggregatePossibleConstantValues(&VOffset, EvalMode)) { in computeImpl()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 43101 int VOffset = V.getOpcode() == X86ISD::PSHUFLW ? 0 : 4; in combineTargetShuffle() local
43105 WordMask[i + VOffset] = VMask[i] + VOffset; in combineTargetShuffle()
|