Home
last modified time | relevance | path

Searched refs:VECTOR_REVERSE (Results 1 – 8 of 8) sorted by relevance

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h605 VECTOR_REVERSE, enumerator
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp336 case ISD::VECTOR_REVERSE: return "vector_reverse"; in getOperationName()
H A DLegalizeVectorTypes.cpp1124 case ISD::VECTOR_REVERSE: in SplitVectorResult()
3023 Lo = DAG.getNode(ISD::VECTOR_REVERSE, DL, InHi.getValueType(), InHi); in SplitVecRes_VECTOR_SPLICE()
3024 Hi = DAG.getNode(ISD::VECTOR_REVERSE, DL, InLo.getValueType(), InLo); in SplitVecRes_VECTOR_SPLICE()
4366 case ISD::VECTOR_REVERSE: in WidenVectorResult()
6213 SDValue ReverseVal = DAG.getNode(ISD::VECTOR_REVERSE, dl, WidenVT, OpValue); in WidenVecRes_VECTOR_REVERSE()
H A DLegalizeIntegerTypes.cpp126 case ISD::VECTOR_REVERSE: in PromoteIntegerResult()
5832 return DAG.getNode(ISD::VECTOR_REVERSE, dl, OutVT, V0); in PromoteIntRes_VECTOR_REVERSE()
H A DSelectionDAGBuilder.cpp12411 setValue(&I, DAG.getNode(ISD::VECTOR_REVERSE, DL, VT, V)); in visitVectorReverse()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp805 setOperationAction(ISD::VECTOR_REVERSE, VT, Custom); in RISCVTargetLowering()
885 setOperationAction({ISD::STEP_VECTOR, ISD::VECTOR_REVERSE}, VT, Custom); in RISCVTargetLowering()
1027 setOperationAction({ISD::VECTOR_REVERSE, ISD::VECTOR_SPLICE}, VT, Custom); in RISCVTargetLowering()
6834 case ISD::VECTOR_REVERSE: in LowerOperation()
10654 SDValue Op2 = DAG.getNode(ISD::VECTOR_REVERSE, DL, WidenVT, Op1); in lowerVECTOR_REVERSE()
10678 Lo = DAG.getNode(ISD::VECTOR_REVERSE, DL, LoVT, Lo); in lowerVECTOR_REVERSE()
10679 Hi = DAG.getNode(ISD::VECTOR_REVERSE, DL, HiVT, Hi); in lowerVECTOR_REVERSE()
11704 SDValue LoRev = DAG.getNode(ISD::VECTOR_REVERSE, DL, LoVT, Lo); in lowerVPReverseExperimental()
11705 SDValue HiRev = DAG.getNode(ISD::VECTOR_REVERSE, DL, HiVT, Hi); in lowerVPReverseExperimental()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td782 def vector_reverse : SDNode<"ISD::VECTOR_REVERSE", SDTVecReverse>;
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp5759 return DAG.getNode(ISD::VECTOR_REVERSE, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN()
10677 Pred = DAG.getNode(ISD::VECTOR_REVERSE, DL, PredVT, Pred); in LowerVECTOR_SPLICE()
28299 Op = DAG.getNode(ISD::VECTOR_REVERSE, DL, ContainerVT, Op1); in LowerFixedLengthVECTOR_SHUFFLEToSVE()