Searched refs:VECTOR_INTERLEAVE (Results 1 – 7 of 7) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 600 VECTOR_INTERLEAVE, enumerator
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 330 case ISD::VECTOR_INTERLEAVE: return "vector_interleave"; in getOperationName()
|
| H A D | LegalizeVectorTypes.cpp | 1136 case ISD::VECTOR_INTERLEAVE: in SplitVectorResult()
3102 SDValue Res[] = {DAG.getNode(ISD::VECTOR_INTERLEAVE, DL, in SplitVecRes_VECTOR_INTERLEAVE()
3104 DAG.getNode(ISD::VECTOR_INTERLEAVE, DL, in SplitVecRes_VECTOR_INTERLEAVE()
|
| H A D | LegalizeIntegerTypes.cpp | 132 case ISD::VECTOR_INTERLEAVE: in PromoteIntegerResult()
|
| H A D | SelectionDAGBuilder.cpp | 12474 SDValue Res = DAG.getNode(ISD::VECTOR_INTERLEAVE, DL, in visitVectorInterleave()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 803 setOperationAction(ISD::VECTOR_INTERLEAVE, VT, Custom); in RISCVTargetLowering()
894 setOperationAction(ISD::VECTOR_INTERLEAVE, VT, Custom); in RISCVTargetLowering()
1025 setOperationAction(ISD::VECTOR_INTERLEAVE, VT, Custom); in RISCVTargetLowering()
6830 case ISD::VECTOR_INTERLEAVE: in LowerOperation()
10547 SDValue ResLo = DAG.getNode(ISD::VECTOR_INTERLEAVE, DL, in lowerVECTOR_INTERLEAVE()
10549 SDValue ResHi = DAG.getNode(ISD::VECTOR_INTERLEAVE, DL, in lowerVECTOR_INTERLEAVE()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 1425 setOperationAction(ISD::VECTOR_INTERLEAVE, VT, Custom); in AArch64TargetLowering()
1470 setOperationAction(ISD::VECTOR_INTERLEAVE, VT, Custom); in AArch64TargetLowering()
1620 setOperationAction(ISD::VECTOR_INTERLEAVE, VT, Custom); in AArch64TargetLowering()
7036 case ISD::VECTOR_INTERLEAVE: in LowerOperation()
|