Home
last modified time | relevance | path

Searched refs:VECTOR_DEINTERLEAVE (Results 1 – 7 of 7) sorted by relevance

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h594 VECTOR_DEINTERLEAVE, enumerator
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp329 case ISD::VECTOR_DEINTERLEAVE: return "vector_deinterleave"; in getOperationName()
H A DLegalizeVectorTypes.cpp1133 case ISD::VECTOR_DEINTERLEAVE: in SplitVectorResult()
3087 SDValue ResLo = DAG.getNode(ISD::VECTOR_DEINTERLEAVE, DL, in SplitVecRes_VECTOR_DEINTERLEAVE()
3089 SDValue ResHi = DAG.getNode(ISD::VECTOR_DEINTERLEAVE, DL, in SplitVecRes_VECTOR_DEINTERLEAVE()
H A DLegalizeIntegerTypes.cpp133 case ISD::VECTOR_DEINTERLEAVE: in PromoteIntegerResult()
H A DSelectionDAGBuilder.cpp12451 SDValue Res = DAG.getNode(ISD::VECTOR_DEINTERLEAVE, DL, in visitVectorDeinterleave()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp802 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in RISCVTargetLowering()
893 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in RISCVTargetLowering()
1024 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in RISCVTargetLowering()
6828 case ISD::VECTOR_DEINTERLEAVE: in LowerOperation()
10469 SDValue ResLo = DAG.getNode(ISD::VECTOR_DEINTERLEAVE, DL, in lowerVECTOR_DEINTERLEAVE()
10471 SDValue ResHi = DAG.getNode(ISD::VECTOR_DEINTERLEAVE, DL, in lowerVECTOR_DEINTERLEAVE()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp1424 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in AArch64TargetLowering()
1469 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in AArch64TargetLowering()
1619 setOperationAction(ISD::VECTOR_DEINTERLEAVE, VT, Custom); in AArch64TargetLowering()
7034 case ISD::VECTOR_DEINTERLEAVE: in LowerOperation()