Home
last modified time | relevance | path

Searched refs:VCVT (Results 1 – 15 of 15) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86SchedSapphireRapids.td877 "^VCVT(T?)PD2(U?)DQZ128rm((b|k|bk|kz)?)$",
878 "^VCVT(T?)PD2(U?)DQZ128rmbkz$",
880 "^VCVT(U?)QQ2PSZ128rm((b|k|bk|kz)?)$",
881 "^VCVT(U?)QQ2PSZ128rmbkz$")>;
884 "^VCVT(U?)SI642SSZrm((_Int)?)$")>;
892 def : InstRW<[SPRWriteResGroup38, ReadAfterVecLd], (instregex "^VCVT(T?)SD2SIZrm$",
893 "^VCVT(T?)SD2(U?)SIZrm_Int$")>;
900 def : InstRW<[SPRWriteResGroup39], (instregex "^VCVT(T?)PS2(U?)QQZ256rr((k|kz)?)$",
901 "^VCVT(U?)QQ2PSZ256rr((k|kz)?)$")>;
904 "^VCVT(U?)SI2SSZrr$",
[all …]
H A DX86SchedSkylakeServer.td1390 "VCVT(T?)SS2USI64Zrr")>;
1848 "VCVT(T?)PD2QQ(Z|Z256)rm(b?)",
1849 "VCVT(T?)PD2UQQ(Z|Z256)rm(b?)",
1850 "VCVT(T?)PS2DQYrm",
1851 "VCVT(T?)PS2DQ(Z|Z256)rm(b?)",
1852 "VCVT(T?)PS2QQZ256rm(b?)",
1853 "VCVT(T?)PS2UDQ(Z|Z256)rm(b?)",
1854 "VCVT(T?)PS2UQQZ256rm(b?)",
1942 def: InstRW<[SKXWriteResGroup176], (instregex "VCVT(T?)SD2USIZrm(b?)",
1943 "VCVT(T?)SS2USI64Zrm(b?)")>;
[all …]
H A DX86SchedIceLake.td1414 "VCVT(T?)SS2USI64Zrr")>;
1878 "VCVT(T?)PD2QQ(Z|Z256)rm(b?)",
1879 "VCVT(T?)PD2UQQ(Z|Z256)rm(b?)",
1880 "VCVT(T?)PS2DQYrm",
1881 "VCVT(T?)PS2DQ(Z|Z256)rm(b?)",
1882 "VCVT(T?)PS2QQZ256rm(b?)",
1883 "VCVT(T?)PS2UDQ(Z|Z256)rm(b?)",
1884 "VCVT(T?)PS2UQQZ256rm(b?)",
1972 def: InstRW<[ICXWriteResGroup176], (instregex "VCVT(T?)SD2USIZrm(b?)",
1973 "VCVT(T?)SS2USI64Zrm(b?)")>;
[all …]
H A DX86ScheduleZnver2.td1167 def : InstRW<[Zn2WriteCVTPD2DQr], (instregex "VCVT(T?)PD2DQYrr")>;
1169 def : InstRW<[Zn2WriteCVTPD2DQLd], (instregex "VCVT(T?)PD2DQYrm")>;
H A DX86ScheduleZnver1.td1165 def : InstRW<[ZnWriteCVTPD2DQr], (instregex "VCVT(T?)PD2DQYrr")>;
1167 def : InstRW<[ZnWriteCVTPD2DQLd], (instregex "VCVT(T?)PD2DQYrm")>;
H A DX86SchedLunarlakeP.td2326 def : InstRW<[LNLPWriteResGroup38], (instregex "^VCVT(T?)PS2DQrm$")>;
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMScheduleA57.td733 "VCVT(A|N|P|M)(SH|UH|SS|US|SD|UD)", "VCVT(BDH|THD|TDH)")>;
1160 "VCVT(f2sd|f2ud|s2fd|u2fd|f2sq|f2uq|s2fq|u2fq|f2xsd|f2xud|xs2fd|xu2fd)",
1161 "VCVT(f2xsq|f2xuq|xs2fq|xu2fq)",
1162 "VCVT(AN|MN|NN|PN)(SDf|SQf|UDf|UQf|SDh|SQh|UDh|UQh)")>;
1166 "VCVT(h2sd|h2ud|s2hd|u2hd|h2sq|h2uq|s2hq|u2hq|h2xsd|h2xud|xs2hd|xu2hd)",
1167 "VCVT(h2xsq|h2xuq|xs2hq|xu2hq)",
1168 "VCVT(f2h|h2f)")>;
H A DARMScheduleM85.td590 (instregex "VCVT(A|M|N|P|R|X|Z)(S|U)(H|S)",
593 (instregex "VCVT(B|T)(DH|HD)", "VCVT(A|M|N|P|R|X|Z)(S|U)D",
H A DARMScheduleM55.td451 def : InstRW<[M55WriteFloatE3], (instregex "VCVT(A|M|N|P|R|X|Z)(S|U)(H|S|D)")>;
452 def : InstRW<[M55WriteFloatE3], (instregex "VCVT(B|T)(DH|HD)")>;
H A DARMScheduleR52.td796 (instregex "VCVT", "VSITO", "VUITO", "VTO")>;
H A DARMScheduleSwift.td623 def : InstRW<[SwiftWriteP1FourCycle], (instregex "VCVT", "V(S|U)IT", "VTO(S|U)")>;
H A DARMInstrNEON.td6784 // VCVT : Vector Convert Between Floating-Point and Integers
6829 // VCVT{A, N, P, M}
6861 // VCVT : Vector Convert Between Floating-Point and Fixed-Point.
6941 // VCVT : Vector Convert Between Half-Precision and Single-Precision.
H A DARMInstrVFP.td144 // The VCVT to/from fixed-point instructions encode the 'fbits' operand
H A DARMISelLowering.cpp8178 if (SDValue VCVT = LowerBuildVectorOfFPTrunc(Op, DAG, Subtarget)) in LowerBUILD_VECTOR() local
8179 return VCVT; in LowerBUILD_VECTOR()
8180 if (SDValue VCVT = LowerBuildVectorOfFPExt(Op, DAG, Subtarget)) in LowerBUILD_VECTOR() local
8181 return VCVT; in LowerBUILD_VECTOR()
H A DARMInstrMVE.td4005 // The unsuffixed VCVT for float->int implicitly rounds toward zero,
4011 // Whereas VCVT for int->float rounds to nearest