Home
last modified time | relevance | path

Searched refs:VALIGN (Results 1 – 11 of 11) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.h113 VALIGN, // Align two vectors (in Op0, Op1) to one that would have enumerator
H A DHexagonISelLowering.cpp1978 case HexagonISD::VALIGN: return "HexagonISD::VALIGN"; in getTargetNodeName()
3271 SDValue Aligned = DAG.getNode(HexagonISD::VALIGN, dl, LoadTy, in LowerUnalignedLoad()
H A DHexagonISelDAGToDAG.cpp1043 case HexagonISD::VALIGN: return SelectVAlign(N); in Select()
H A DHexagonISelLoweringHVX.cpp954 HalfV = DAG.getNode(HexagonISD::VALIGN, dl, VecTy, in buildHvxVectorReg()
H A DHexagonPatterns.td98 def HexagonVALIGN: SDNode<"HexagonISD::VALIGN", SDTVecVecIntOp>;
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86SchedSapphireRapids.td669 "^VALIGN(D|Q)Z256rri((k|kz)?)$",
1369 "^VALIGN(D|Q)Z128rri((k|kz)?)$",
2037 "^VALIGN(D|Q)Z128rm(bi|ik)$",
2038 "^VALIGN(D|Q)Z128rmbik(z?)$",
2039 "^VALIGN(D|Q)Z128rmi((kz)?)$")>;
2659 def : InstRW<[SPRWriteResGroup258, ReadAfterVecYLd], (instregex "^VALIGN(D|Q)Z((256)?)rm(bi|ik)$",
2660 "^VALIGN(D|Q)Z((256)?)rmbik(z?)$",
2661 "^VALIGN(D|Q)Z((256)?)rmi((kz)?)$",
H A DX86ISelLowering.h466 VALIGN, enumerator
H A DX86InstrFragmentsSIMD.td405 def X86VAlign : SDNode<"X86ISD::VALIGN", SDTShuff3OpI>;
H A DX86SchedSkylakeServer.td1662 def: InstRW<[SKXWriteResGroup136], (instregex "VALIGN(D|Q)Z128rm(b?)i",
H A DX86SchedIceLake.td1690 def: InstRW<[ICXWriteResGroup136], (instregex "VALIGN(D|Q)Z128rm(b?)i",
H A DX86ISelLowering.cpp2847 case X86ISD::VALIGN: in isTargetShuffle()
5606 case X86ISD::VALIGN: in getTargetShuffleMask()
12007 return DAG.getNode(X86ISD::VALIGN, DL, VT, Lo, Hi, in lowerShuffleAsVALIGN()
12025 return DAG.getNode(X86ISD::VALIGN, DL, VT, Src, in lowerShuffleAsVALIGN()
12034 return DAG.getNode(X86ISD::VALIGN, DL, VT, in lowerShuffleAsVALIGN()
35112 NODE_NAME_CASE(VALIGN) in getTargetNodeName()
39756 Shuffle = X86ISD::VALIGN; in matchBinaryPermuteShuffle()
39771 Shuffle = X86ISD::VALIGN; in matchBinaryPermuteShuffle()
39784 Shuffle = X86ISD::VALIGN; in matchBinaryPermuteShuffle()
60608 case X86ISD::VALIGN: in PerformDAGCombine()