Searched refs:UseOpc (Results 1 – 9 of 9) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PostLegalizerCombiner.cpp | 175 unsigned UseOpc = UseMI.getOpcode(); in matchAArch64MulConstCombine() local
176 if (UseOpc == TargetOpcode::G_ADD || UseOpc == TargetOpcode::G_PTR_ADD || in matchAArch64MulConstCombine()
177 UseOpc == TargetOpcode::G_SUB) in matchAArch64MulConstCombine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAG.cpp | 1331 unsigned UseOpc = U->getMachineOpcode(); in ppHoistZextI1() local
1333 If0 = SDValue(DAG.getMachineNode(UseOpc, dl, UVT, Ops), 0); in ppHoistZextI1()
1335 If1 = SDValue(DAG.getMachineNode(UseOpc, dl, UVT, Ops), 0); in ppHoistZextI1()
1337 unsigned UseOpc = U->getOpcode(); in ppHoistZextI1() local
1339 If0 = DAG.getNode(UseOpc, dl, UVT, Ops); in ppHoistZextI1()
1341 If1 = DAG.getNode(UseOpc, dl, UVT, Ops); in ppHoistZextI1()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIFoldOperands.cpp | 997 unsigned UseOpc = UseMI->getOpcode(); in foldOperand() local
998 if (UseOpc == AMDGPU::V_READFIRSTLANE_B32 || in foldOperand()
999 (UseOpc == AMDGPU::V_READLANE_B32 && in foldOperand()
1001 AMDGPU::getNamedOperandIdx(UseOpc, AMDGPU::OpName::src0))) { in foldOperand()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.cpp | 3346 unsigned UseOpc = UseMI.getOpcode(); in foldImmediate() local
3351 switch (UseOpc) { in foldImmediate()
3362 switch (UseOpc) { in foldImmediate()
3366 if (UseOpc == ARM::SUBrr && Commute) in foldImmediate()
3372 NewUseOpc = UseOpc == ARM::ADDrr ? ARM::ADDri : ARM::SUBri; in foldImmediate()
3375 NewUseOpc = UseOpc == ARM::ADDrr ? ARM::SUBri : ARM::ADDri; in foldImmediate()
3387 switch (UseOpc) { in foldImmediate()
3395 if (UseOpc == ARM::t2SUBrr && Commute) in foldImmediate()
3404 NewUseOpc = UseOpc == ARM::t2ADDrr ? t2ADD : t2SUB; in foldImmediate()
3407 NewUseOpc = UseOpc == ARM::t2ADDrr ? t2SUB : t2ADD; in foldImmediate()
[all …]
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrInfo.cpp | 705 unsigned UseOpc = UseMI.getOpcode(); in foldImmediate() local
710 switch (UseOpc) { in foldImmediate()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.cpp | 4604 unsigned UseOpc = CompareUseMI.getOpcode(); in simplifyToLI() local
4605 if (UseOpc != PPC::ISEL && UseOpc != PPC::ISEL8) in simplifyToLI()
4616 CompareUseMI.setDesc(get(UseOpc == PPC::ISEL8 ? PPC::LI8 : PPC::LI)); in simplifyToLI()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 7771 unsigned UseOpc = Op->use_begin()->getOpcode(); in lowerSELECT()
7772 if (isBinOp(UseOpc) && DAG.isSafeToSpeculativelyExecute(UseOpc)) { in lowerSELECT()
7769 unsigned UseOpc = Op->use_begin()->getOpcode(); lowerSELECT() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 22473 unsigned UseOpc = N->use_begin()->getOpcode(); in performPostLD1Combine() local
22474 if (UseOpc == ISD::FMUL || UseOpc == ISD::FMA) in performPostLD1Combine()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 41971 unsigned UseOpc = Use->getOpcode(); in SimplifyDemandedVectorEltsForTargetNode() local
41972 return (UseOpc == X86ISD::VSHL || UseOpc == X86ISD::VSRL || in SimplifyDemandedVectorEltsForTargetNode()
41973 UseOpc == X86ISD::VSRA) && in SimplifyDemandedVectorEltsForTargetNode()
|