Home
last modified time | relevance | path

Searched refs:USUBO (Results 1 – 25 of 29) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h348 USUBO, enumerator
H A DSelectionDAGNodes.h3377 Opc == ISD::USUBO || Opc == ISD::SMULO || Opc == ISD::UMULO));
H A DBasicTTIImpl.h2537 ISD = ISD::USUBO; in getTypeBasedIntrinsicInstrCost()
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp121 setOperationAction(ISD::USUBO, VT, Custom); in M68kTargetLowering()
1387 case ISD::USUBO: in LowerOperation()
1542 case ISD::USUBO: in isOverflowArithmetic()
1592 case ISD::USUBO: in lowerOverflowArithmetic()
2468 Cond.getOperand(0).getOpcode() == ISD::USUBO)) { in LowerBRCOND()
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.h101 SADDO, SSUBO, UADDO, USUBO, ADDCARRY, SUBCARRY, enumerator
H A DSystemZISelLowering.cpp203 setOperationAction(ISD::USUBO, VT, Custom); in SystemZTargetLowering()
280 setOperationAction(ISD::USUBO, MVT::i128, Custom); in SystemZTargetLowering()
4758 case ISD::USUBO: in lowerXALUO()
4796 case ISD::USUBO: in lowerXALUO()
4797 BaseOp = SystemZISD::USUBO; in lowerXALUO()
4825 return Carry.getOpcode() == ISD::USUBO && in isSubBorrowChain()
7061 case ISD::USUBO: in LowerOperation()
7404 OPCODE(USUBO); in getTargetNodeName()
H A DSystemZOperators.td309 def z_usubo : SDNode<"SystemZISD::USUBO", SDT_ZBinaryWithFlags>;
H A DSystemZISelDAGToDAG.cpp1429 case SystemZISD::USUBO: in tryFoldLoadStoreIntoMemOperand()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeIntegerTypes.cpp236 case ISD::USUBO: Res = PromoteIntRes_UADDSUBO(N, ResNo); break; in PromoteIntegerResult()
3080 case ISD::USUBO: ExpandIntRes_UADDSUBO(N, Lo, Hi); break; in ExpandIntegerResult()
3598 Lo = DAG.getNode(ISD::USUBO, dl, VTList, LoOps); in ExpandIntRes_ADDSUB()
3633 ISD::UADDO : ISD::USUBO, in ExpandIntRes_ADDSUB()
3647 Lo = DAG.getNode(ISD::USUBO, dl, VTList, LoOps); in ExpandIntRes_ADDSUB()
3779 case ISD::USUBO: in ExpandIntRes_UADDSUBO()
4010 Lo = DAG.getNode(ISD::USUBO, dl, VTList, Lo, Sign); in ExpandIntRes_ABS()
4726 Lo = DAG.getNode(IsAdd ? ISD::UADDO : ISD::USUBO, dl, VTList, {LHSL, RHSL}); in ExpandIntRes_SADDSUBO()
5683 SDValue LowCmp = DAG.getNode(ISD::USUBO, dl, VTList, LHSLo, RHSLo); in IntegerExpandSetCCOperands()
H A DSelectionDAGDumper.cpp363 case ISD::USUBO: return "usubo"; in getOperationName()
H A DLegalizeVectorOps.cpp458 case ISD::USUBO: in LegalizeOp()
1160 case ISD::USUBO: in Expand()
H A DSelectionDAG.cpp4125 case ISD::USUBO: in computeKnownBits()
4990 case ISD::USUBO: in ComputeNumSignBits()
5589 case ISD::USUBO: in canCreateUndefOrPoison()
10723 case ISD::USUBO: { in getNode()
10752 if (Opcode == ISD::USUBO || Opcode == ISD::SSUBO) { in getNode()
13059 Opcode == ISD::USUBO || Opcode == ISD::SSUBO || in UnrollVectorOverflowOp()
H A DLegalizeVectorTypes.cpp223 case ISD::USUBO: in ScalarizeVectorResult()
1369 case ISD::USUBO: in SplitVectorResult()
4836 case ISD::USUBO: in WidenVectorResult()
H A DDAGCombiner.cpp1908 case ISD::USUBO: return visitSUBO(N); in visit()
3250 V.getOpcode() != ISD::UADDO && V.getOpcode() != ISD::USUBO) in getAsCarry()
3473 SDValue Sub = DAG.getNode(ISD::USUBO, DL, N->getVTList(), in visitADDO()
3709 if (Opcode != ISD::UADDO && Opcode != ISD::USUBO) in combineCarryDiamond()
3730 if (Opcode == ISD::USUBO && CarryInOperandNum != 1) in combineCarryDiamond()
4593 TLI.isOperationLegalOrCustom(ISD::USUBO, N->getValueType(0))) in visitUSUBO_CARRY()
4594 return DAG.getNode(ISD::USUBO, SDLoc(N), N->getVTList(), N0, N1); in visitUSUBO_CARRY()
12280 if (N0.getOpcode() == ISD::USUBO && N0.getResNo() == 1 && in visitSELECT()
12288 if (N0.getOpcode() == ISD::USUBO && N0.getResNo() == 1 && in visitSELECT()
H A DTargetLowering.cpp9757 DAG.getNode(ISD::USUBO, dl, DAG.getVTList(VT, MVT::i1), {LHS, RHS}); in expandABD()
10852 OverflowOp = ISD::USUBO; in expandAddSubSat()
H A DLegalizeDAG.cpp4121 case ISD::USUBO: { in ExpandNode()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1637 setOperationAction(ISD::USUBO, VT, Custom); in HexagonTargetLowering()
1717 ISD::UADDO, ISD::SSUBO, ISD::USUBO, ISD::SMUL_LOHI, ISD::UMUL_LOHI, in HexagonTargetLowering()
3305 if (Opc == ISD::USUBO) { in LowerUAddSubO()
3397 case ISD::USUBO: return LowerUAddSubO(Op, DAG); in LowerOperation()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp126 setOperationAction(ISD::USUBO, MVT::i32, Custom); in R600TargetLowering()
411 case ISD::USUBO: return LowerUADDSUBO(Op, DAG, ISD::SUB, AMDGPUISD::BORROW); in LowerOperation()
H A DAMDGPUISelDAGToDAG.cpp647 case ISD::USUBO: { in Select()
H A DSIISelLowering.cpp306 setOperationAction({ISD::UADDO, ISD::USUBO}, MVT::i32, Legal); in SITargetLowering()
12189 case ISD::USUBO: in isBoolSGPR()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp823 setOperationAction({ISD::SADDO, ISD::SSUBO, ISD::UADDO, ISD::USUBO, in initActions()
H A DCodeGenPrepare.cpp1748 if (!TLI->shouldFormOverflowOp(ISD::USUBO, in combineToUSubWithOverflow()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp1147 setOperationAction(ISD::USUBO, MVT::i32, Custom); in ARMTargetLowering()
5026 case ISD::USUBO: in getARMXALUOOp()
5127 case ISD::USUBO: { in LowerUnsignedALUO()
5205 Opc == ISD::USUBO)) { in LowerSELECT()
5804 Opc == ISD::USUBO || OptimizeMul)) { in LowerBRCOND()
5853 Opc == ISD::USUBO || OptimizeMul) && in LowerBR_CC()
10708 case ISD::USUBO: in LowerOperation()
18556 SDValue Neg = DAG.getNode(ISD::USUBO, dl, VTs, FalseVal, Sub); in PerformCMOVCombine()
18612 SDValue Subc = DAG.getNode(ISD::USUBO, dl, VTs, FalseVal, TrueVal); in PerformCMOVCombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp653 ISD::USHLSAT, ISD::USUBO, ISD::USUBO_CARRY, ISD::VSELECT, in NVPTXTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp717 setOperationAction(ISD::USUBO, MVT::i32, Custom); in AArch64TargetLowering()
718 setOperationAction(ISD::USUBO, MVT::i64, Custom); in AArch64TargetLowering()
4011 case ISD::USUBO: in getAArch64XALUOOp()
7274 case ISD::USUBO: in LowerOperation()

12