Home
last modified time | relevance | path

Searched refs:USUBO (Results 1 – 25 of 27) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h335 USUBO, enumerator
H A DSelectionDAGNodes.h3264 Opc == ISD::USUBO || Opc == ISD::SMULO || Opc == ISD::UMULO));
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.h101 SADDO, SSUBO, UADDO, USUBO, ADDCARRY, SUBCARRY, enumerator
H A DSystemZISelLowering.cpp194 setOperationAction(ISD::USUBO, VT, Custom); in SystemZTargetLowering()
261 setOperationAction(ISD::USUBO, MVT::i128, Custom); in SystemZTargetLowering()
4287 case ISD::USUBO: in lowerXALUO()
4325 case ISD::USUBO: in lowerXALUO()
4326 BaseOp = SystemZISD::USUBO; in lowerXALUO()
4351 return Carry.getOpcode() == ISD::USUBO; in isSubBorrowChain()
6165 case ISD::USUBO: in LowerOperation()
6401 OPCODE(USUBO); in getTargetNodeName()
H A DSystemZISelDAGToDAG.cpp1418 case SystemZISD::USUBO: in tryFoldLoadStoreIntoMemOperand()
H A DSystemZOperators.td294 def z_usubo : SDNode<"SystemZISD::USUBO", SDT_ZBinaryWithFlags>;
/freebsd/contrib/llvm-project/llvm/lib/Target/M68k/
H A DM68kISelLowering.cpp119 setOperationAction(ISD::USUBO, VT, Custom); in M68kTargetLowering()
1385 case ISD::USUBO: in LowerOperation()
1540 case ISD::USUBO: in isOverflowArithmetic()
1590 case ISD::USUBO: in lowerOverflowArithmetic()
2467 Cond.getOperand(0).getOpcode() == ISD::USUBO)) { in LowerBRCOND()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeIntegerTypes.cpp216 case ISD::USUBO: Res = PromoteIntRes_UADDSUBO(N, ResNo); break; in PromoteIntegerResult()
2897 case ISD::USUBO: ExpandIntRes_UADDSUBO(N, Lo, Hi); break; in ExpandIntegerResult()
3401 Lo = DAG.getNode(ISD::USUBO, dl, VTList, LoOps); in ExpandIntRes_ADDSUB()
3404 ? DAG.getNode(ISD::USUBO, dl, VTList, ArrayRef(HiOps, 2)) in ExpandIntRes_ADDSUB()
3436 ISD::UADDO : ISD::USUBO, in ExpandIntRes_ADDSUB()
3450 Lo = DAG.getNode(ISD::USUBO, dl, VTList, LoOps); in ExpandIntRes_ADDSUB()
3581 case ISD::USUBO: in ExpandIntRes_UADDSUBO()
3812 Lo = DAG.getNode(ISD::USUBO, dl, VTList, Lo, Sign); in ExpandIntRes_ABS()
4502 Lo = DAG.getNode(IsAdd ? ISD::UADDO : ISD::USUBO, dl, VTList, {LHSL, RHSL}); in ExpandIntRes_SADDSUBO()
5444 SDValue LowCmp = DAG.getNode(ISD::USUBO, dl, VTList, LHSLo, RHSLo); in IntegerExpandSetCCOperands()
H A DSelectionDAGDumper.cpp346 case ISD::USUBO: return "usubo"; in getOperationName()
H A DLegalizeVectorOps.cpp444 case ISD::USUBO: in LegalizeOp()
1029 case ISD::USUBO: in Expand()
H A DSelectionDAG.cpp3888 case ISD::USUBO: in computeKnownBits()
4713 case ISD::USUBO: in ComputeNumSignBits()
10177 case ISD::USUBO: { in getNode()
10207 if (Opcode == ISD::USUBO || Opcode == ISD::SSUBO) { in getNode()
12481 Opcode == ISD::USUBO || Opcode == ISD::SSUBO || in UnrollVectorOverflowOp()
H A DLegalizeVectorTypes.cpp207 case ISD::USUBO: in ScalarizeVectorResult()
1306 case ISD::USUBO: in SplitVectorResult()
4463 case ISD::USUBO: in WidenVectorResult()
H A DDAGCombiner.cpp1850 case ISD::USUBO: return visitSUBO(N); in visit()
3090 V.getOpcode() != ISD::UADDO && V.getOpcode() != ISD::USUBO) in getAsCarry()
3332 SDValue Sub = DAG.getNode(ISD::USUBO, DL, N->getVTList(), in visitADDO()
3568 if (Opcode != ISD::UADDO && Opcode != ISD::USUBO) in combineCarryDiamond()
3589 if (Opcode == ISD::USUBO && CarryInOperandNum != 1) in combineCarryDiamond()
4263 TLI.isOperationLegalOrCustom(ISD::USUBO, N->getValueType(0))) in visitUSUBO_CARRY()
4264 return DAG.getNode(ISD::USUBO, SDLoc(N), N->getVTList(), N0, N1); in visitUSUBO_CARRY()
H A DLegalizeDAG.cpp3982 case ISD::USUBO: { in ExpandNode()
H A DSelectionDAGBuilder.cpp7492 case Intrinsic::usub_with_overflow: Op = ISD::USUBO; break; in visitIntrinsicCall()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1569 setOperationAction(ISD::USUBO, VT, Custom); in HexagonTargetLowering()
1648 ISD::UADDO, ISD::SSUBO, ISD::USUBO, ISD::SMUL_LOHI, ISD::UMUL_LOHI, in HexagonTargetLowering()
3283 if (Opc == ISD::USUBO) { in LowerUAddSubO()
3375 case ISD::USUBO: return LowerUAddSubO(Op, DAG); in LowerOperation()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp122 setOperationAction(ISD::USUBO, MVT::i32, Custom); in R600TargetLowering()
407 case ISD::USUBO: return LowerUADDSUBO(Op, DAG, ISD::SUB, AMDGPUISD::BORROW); in LowerOperation()
H A DAMDGPUISelDAGToDAG.cpp535 case ISD::USUBO: { in Select()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp732 setOperationAction({ISD::SADDO, ISD::SSUBO, ISD::UADDO, ISD::USUBO, in initActions()
H A DCodeGenPrepare.cpp1746 if (!TLI->shouldFormOverflowOp(ISD::USUBO, in combineToUSubWithOverflow()
/freebsd/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp1145 setOperationAction(ISD::USUBO, MVT::i32, Custom); in ARMTargetLowering()
4962 case ISD::USUBO: in getARMXALUOOp()
5064 case ISD::USUBO: { in LowerUnsignedALUO()
5142 Opc == ISD::USUBO)) { in LowerSELECT()
5724 Opc == ISD::USUBO || OptimizeMul)) { in LowerBRCOND()
5775 Opc == ISD::USUBO || OptimizeMul) && in LowerBR_CC()
10647 case ISD::USUBO: in LowerOperation()
18483 SDValue Neg = DAG.getNode(ISD::USUBO, dl, VTs, FalseVal, Sub); in PerformCMOVCombine()
18543 SDValue Subc = DAG.getNode(ISD::USUBO, dl, VTs, FalseVal, TrueVal); in PerformCMOVCombine()
/freebsd/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp538 ISD::USHLSAT, ISD::USUBO, ISD::USUBO_CARRY, ISD::VSELECT, in NVPTXTargetLowering()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp703 setOperationAction(ISD::USUBO, MVT::i32, Custom); in AArch64TargetLowering()
704 setOperationAction(ISD::USUBO, MVT::i64, Custom); in AArch64TargetLowering()
3998 case ISD::USUBO: in getAArch64XALUOOp()
6807 case ISD::USUBO: in LowerOperation()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp286 setOperationAction({ISD::UADDO, ISD::USUBO, ISD::UADDSAT, ISD::USUBSAT}, in RISCVTargetLowering()
12496 case ISD::USUBO: { in ReplaceNodeResults()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp2436 setOperationAction(ISD::USUBO, VT, Custom); in X86TargetLowering()
22681 case ISD::USUBO: { in EmitTest()
23977 case ISD::USUBO: in getX86XALUOOp()
24263 } else if (CondOpcode == ISD::USUBO || CondOpcode == ISD::SSUBO || in LowerSELECT()
32468 case ISD::USUBO: return LowerXALUO(Op, DAG); in LowerOperation()

12